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The landscape of direct current (DC) solid-state circuit breakers (SSCBs) is
growing and so too is the choice of primary components. Early on in the development of
electrical technology, DC electrical distribution networks were handicapped by short
transmission distances, poor network configurations, and overall lowered efficiency. These
issues arose out of the relatively lower voltage transmission capabilities, which do not exist
in the modern day of semiconductors. There now exists a wide range of devices capable of
withstanding voltage levels conducive to electrical transmission; though steady state
efficiency of these devices remains a concern. Choosing primary components out of the
growing selection pool can be cumbersome and prone to biased decision-making. Put forth
in this thesis is a multifaceted methodology for determining primary components of
SSCBs removing unwanted biasing, thus alleviating burden from the design process.
This methodology consists of accurately and consistently simulating efficiency of
solid-state devices of a variety of types, topologies, and materials; as well as developing
methods for the comparison of solid-state devices and the associated voltage suppression
components. These comparisons do not rely on efficiency alone, but also account for
thermal characteristics and costing; allowing for a mathematically based bespoke solution
for specific design applications. These individualized solutions are additionally simulated
within an experimental test fixture, using non-ideal components to produce further
confidence in SSCB primary component choice.
As previously stated, the field of SSCB technology is growing and focusing solely
on one aspect of SSCB performance may introduce complications later in the system
design process. The purpose of using a multifaceted mathematical approach to
decision-making is to reduce these complications. The results contained within this thesis
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Electrical power transmission across the globe uses alternating current (AC)
voltage systems, but this was not always the case. At the start of the electrical revolution,
direct current (DC) voltage systems were more prevalent, but fell out of favor due to
efficiency limits of the time. In more recent years, technology has progressed and those
previous limits have been exceeded. As it stands, the current state-of-the-art DC circuit
breakers do not match the same performance metrics as AC circuit breakers. This
discrepancy will need to be remedied prior to any widespread installation of a DC voltage
power transmission network. My effort to lessen the gap will be to provide context to why
switching to a DC voltage power distribution network is desirable, identify the primary
design concerns with DC circuit breakers, and provide a solution to validate traditional
solid-state circuit breaker (SSCB) components.
1.1 Motivation of Research
In the late 19th century a war was waged between great minds in the United States
of America (US), that would later become know as the, “War of the Currents”[1]. Thomas
Edison established the Edison Illuminating Company on the basis of DC technology, which
is an effect of electrons traveling continually in a single direction. The resultant voltage
never changes polarity. George Westinghouse on the other hand, promoted the use of AC,
also known as “The Westinghouse Alternating Current System of Electrical Distribution”,
within his own enterprise the Westinghouse Electric Company [2]. The difference to DC
technology being that AC technology uses expanding and collapsing magnetic fields to
induce a voltage that continually changes polarity. The resultant current, rate of charge
flow, changes direction with the change in voltage or potential energy per unit charge [3].
Though DC technology was widely adopted prior to the development of AC, it
would succumb to the efficiency that AC technology would later provide. This efficiency
was showcased at the 1893 Colombian World’s Fair in Chicago, where Westinghouse
Electric Company bid $5.25 per bulb as compared to the Edison backed General Electric’s
DC bid of $13-18 per bulb [4]. The cost savings provided by AC technology was a result of
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a more efficient power distribution system. This efficiency was gained by transmitting
power at relatively higher voltage levels.
In modern terms, voltage levels are divided into ranges including: ultra-low
voltage (ULV), low-voltage (LV), medium-voltage (MV), high-voltage (HV), and
ultra-high voltage (UHV). The specific voltage value depends on voltage type, use case,
and purpose. For instance, LV in a three-phase AC transformer used in a transmission
system is considered to be less than 15kV [5]. When determining an arc-flash safety
boundary of switch gear, above 15kV would be considered HV [6]. These levels are
determined by many governing bodies including: International Electrotechnical
Commission (IEC), Institute of Electrical and Electronics Engineers (IEEE), National
Electrical Manufacturers Association (NEMA), and the National Fire Protection
Association (NFPA) [7]. The voltage levels to be used for the purposes of this thesis are
listed in Table 1.1.
Range
AC Voltage DC Voltage
(VRMS) (V)
UHV ≥34,500 >500,000
HV 15,000 to <34,500 9,000 to 500,000
MV 1,000 to <15,000 1,000 to <9,000
LV 50 to <1,000 50 to <1,000
ULV <50 <50
Table 1.1: Voltage Level Ranges
Edison Illuminating Company’s early power distribution was LV DC, which
limited utility service to no greater than one mile from any generation point or power
plant. This limit was due to efficiency losses and infrastructure costs. George
Westinghouse on the other hand would develop a MV AC distribution system, with the
help of Nikola Tesla, and install hydro-electric AC turbine-generators at Niagara Falls,
New York and then transmit the generated power 20 miles to Buffalo, New York.
The relatively long distance transmission achieved by the Westinghouse Electric
Company was made possible by the use of transformers. A transformer would be used to
raise the voltage level for power transmission from the source to a local distribution
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center. The distribution center in turn steps down the voltage for short duration
transmission and then if necessary voltage is stepped down further at the termination
point. An example diagram of this process can be seen in Figure 1.1.
Figure 1.1: Example Transmission Diagram
How raising the voltage during power transmission results in better efficiency can
be explained using the efficiency relationship, the power law, and Ohm’s Law. In the
efficiency relationship, Equation 1.1, the amount of losses,(Plosses, watt) is subtracted
from the supplied power, (Psupply, watt), and directly affects the transmission efficiency,
efficiency, %. This loss in power, (P , watt), can be related to the transmission voltage,
(V , volt), and current, (I, ampere), using the power law, as seen in Equation 1.3.
Furthermore, the relationship between resistance, (R, ohm, Ω), and the transmission







V = I R (1.2)




These power losses are also referred to as line losses or “I2R” losses and are the
result of the resistance inherent to the material used in the current carrying conductor [8].
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This material is commonly copper for small scale transformers or aluminum for large
scale, due to cost considerations [9] [10]. In suspended transmission lines aluminum is used
due to weight considerations. All things being equal, an assumption that the inherent
resistance of a transmission line is constant can be made. Therefore, the transmission
voltage or current must be changed to reduce the power losses. From Equation 1.3, we can
determine that reducing current has a much larger affect of reducing power losses than
reducing voltage. This is due to the inverse relationship current has with resistance.
Simply reducing the transmission current would also reduce the transmitted
power, this is undesirable. To maintain the transmitted power while reducing the current,
voltage must be raised. As previously mentioned, this is completed using a transformer.
Referring to a simple transformer model, Figure 1.2, it can be seen how energy would be
transferred from the primary side (1) to the secondary side (2) of a transformer while
maintaining an ideal balance of power, Power In = Power Out. The relationship of the
power transfer is further explained using the turns ratio, Equation 1.4, where the inverse
relationship of voltage (v) and current (i) across the transformer can be seen as well as the



















A simple transformer construction would be two coils of a current carrying
conductor, such as copper wire, wrapped around a single core of any material. Ferrous
materials, such as an iron core, provide a higher efficiency of coupling and tend to be more
desirable. In order for the transformer to function properly the orientation of the coils
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must be in a way to invoke Faraday’s law of induction. The proper orientation enables the
transfer electrical energy between the two coils [3]. This can be seen in Equation 1.5,
given a loop of wire in a magnetic field, the magnetic flux (ΦB, Weber) is the surface
integral of the vector dot product between the magnetic field (B, Tesla) and a portion of
the surface area (dA, meter2). This integral is defined for any surface (Σ(t)) bounded by





In the case of AC, the wire loop is not physically moving to intersect the magnetic
field, but the magnetic field is expanding and collapsing intersecting the wire loop. This is
why DC can not use transformers to raise or lower voltage, the generated magnetic field is
static. Again, the property of Faraday’s law of induction in conjunction with the turns
ratio can be used to raise or lower voltage as necessary while maintaining the magnitude
of power transferred. The inverse relationship of voltage and current across a transformer
makes this possible. Raising voltage on the secondary side of the transformer, the output,
is advantageous to transferring power due to the reduction of current on the secondary
and therefore the reduction of line losses.
As a result of the efficiency gains in power distribution the US national power grid
was designed and built to support an AC system. Therefore infrastructure, buildings, and
devices were designed and built to operate on AC voltage. Though this dependency on
AC voltage has been decreasing since the rise of semi-conductors. In recent years there
has been a gain in the desire to operate devices on DC voltage which in turn is driving a
need for DC voltage infrastructure and power distribution. These devices range from
consumer products such as personal electronic devices, light-emitting diode (LED)
lighting, and electric vehicles (EVs) to large industry computer data centers and server
farms that make up the backbone of the internet as well as companies like Amazon,
Apple, Google, and Microsoft.
In addition to devices moving predominately to DC voltage, sources of power are
also becoming more DC voltage dependent [13]; one such area is microgrid power
generation. The U.S. Department of Energy (DOE) defines a microgrid as “a group of
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interconnected loads and distributed energy resources within clearly defined electrical
boundaries that acts as a single controllable entity with respect to the grid. A microgrid
can connect and disconnect from the grid to enable it to operate in both grid-connected or
islandmode.” [14]. Microgrids are desirable due to improved reliability and power grid
security as well as minimizing energy costs to the consumer [15] [16]. Microgrids also tend
to be powered by renewable energy sources, such as wind and solar, but these sources
provide power intermittently and require energy storage to ensure a reliable supply of
power [17].
Just as with power generation, energy storage is also becoming more DC voltage
dependent [13]. Overall, DC voltage energy storage is predominately in the form of
battery systems. These battery energy storage systems are naturally advantageous to
solar photo-voltaic (PV) systems which are also a DC energy supply as well, making
compatibility between generation and storage less of a problem [18].
As stated earlier, microgrids can operate in both grid-connected or islandmode.
When grid-connected the AC voltage must be rectified to DC voltage in order to supply
the microgrid and vice versa. If the power transmission grid was DC based, this
rectification would be unnecessary. Though, an interconnection device between systems of
different voltage levels would be required. Such devices called high voltage direct
current (HVDC) Back-to-Back Stations are already in use in the US national power grid.
These HVDC Back-to-Back Stations are used to interconnect between major
electric grids, due to the mismatch of frequency between the electric grids.
Interconnecting between AC voltage systems must be synchronous, otherwise the proper
transfer of power through the interconnect will not occur. Voltage between AC systems is
considered synchronous when the frequency of each system is matched. Synchronicity is
not necessary in a DC voltage system, this affords the benefit of allowing asynchronous
connections of power sources [19] [20]. An example of one of these HVDC Back-to-Back
Stations is depicted in Figure 1.3; where it can be seen that power converters are
co-located allowing for the interconnection of asynchronous AC systems.
It is desirable to have a DC voltage system be the interconnection between
multiple microgrids as well as the interconnection between conventional primary sources of
7
Figure 1.3: HVDC Back-to-Back Station Configuration [21]
power generation, such as fossil fuel power plants [17]. A prime example of a HVDC
interconnect being used is between the Electric Reliability Council of Texas (ERCOT) and
the Eastern Interconnection of the North American Electric Reliability
Corporation (NERC), these interconnects are also known as DC bus ties [22]. These type
of HVDC Back-to-Back Station interconnects are ubiquitous in electrical power
transmission. A map provided by National Renewable Energy Laboratory (NREL) of
these interconnects in North America can be seen in Figure 1.4.
Figure 1.4: North American HVDC Back-to-Back Station Locations [21]
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Along with asynchronous operations, DC power transmission can be more cost
effective than AC power transmission [19] [20]. As seen in Figure 1.5, there exists a
break-even distance where the investment cost of DC power transmission is equal to the
investment cost of AC power transmission. Generally speaking the break-even point
happens at a transmission distance of few hundred miles. Along with transmission
distance, this cost is relative to the transmission voltage level as well. The higher the
transmission voltage level the larger the investment cost, but the closer the break-even
distance is to the origin. The steep increases of investment cost of an AC system comes
from the required compensation of series and shunt reactive power, depicted in Figure 1.5

























Figure 1.5: Cost Comparison of AC versus DC transmission [23]
Again, at very high voltages and long distances DC transmission is more cost
effective than AC transmission. This is due to the lack of reactive power generated in DC
transmission. Reactive power is the electric power exchanged between the magnetic field
of an inductor or the electric field of a capacitor and the driving source [3]. Reactive
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power is never converted into non-electric power, therefore it does no work. Since reactive
power is the consumption of energy without producing work, any addition of reactive
power to a system results in a reduction of efficiency.
Overcoming these induced reactances to produce enough active power at the load,
requires reactive power compensation [24]. Active power, also known as real power or
average power, is the power converted from an electric form to a non-electric form and
vice versa [3]. Real power consumes energy, but produces work and has the units of watts
(W ). In AC voltage systems the requirement of reactive power compensation increases as
voltage increases or transmission distance increases or as both increase. Extra equipment
and infrastructure is required to be installed to offset the reactive power produced.
Because a DC voltage system would not require this compensation, this alone makes a DC
voltage system more desirable from an equipment cost standpoint.
The relationship of a reactive power to efficiency can also be depicted using a
power triangle [3]. In Figure 1.6, three sides of a right triangle are the reactive power, (Q),
average power, (P ), and apparent power, (|S|) [3]. As stated earlier reactive power does
no work and is always aligned to the imaginary axis. Also, reactive power has the units of
volt-amp reactive (V AR) to differentiate it from average power. Again, average power can
be converted into non-electric power, therefore it can do work and is aligned to the real
axis. Apparent power has the units of volt-amps (V A) and represents the necessary
capacity to supply the active power [3]. In other words, apparent power is the total power





Figure 1.6: Power Triangle
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Another representation of efficiency can be made using the angle between apparent
power and average power, annotated as θ in Figure 1.6. Trigonometric rules can be
applied to the power triangle to define the power factor (pf), as shown in Equation 1.6 [3].
The smaller the angle between these two powers, the closer the power factor is to being





A prime example of how reactive power can be introduced in an AC voltage
system and drive down efficiency is via a power transmission line. An AC transmission
line can be represented in a series of resistances (R), inductances (L), and shunt
capacitances (C), as seen in Figure 1.7 [25]. The resistance in an AC transmission line is
greater than the resistance in a DC transmission line [26]. Also, the inductance and
capacitance in an AC transmission line increase with transmission distance.
C C C
L R L R
Figure 1.7: AC Transmission Line Representation
The increase of resistance in an AC transmission line is due to the skin effect,
proximity effect, hysteresis and eddy currents [26]. The current distribution across the
cross-sectional area of a conductor carrying AC is not uniform [26]. This phenomenon is
known as the skin effect; which can also be characterized as the reduction of current
density in the center of a conductor carrying AC [27]. This loss of current density
essentially reduces the size of the conductor and therefore increases the effective resistance
of the conductor at higher frequencies.
A continuation of the non-uniformity of current flow in an AC transmission line
can be attributed to the proximity effect. This effect occurs when conductors carrying AC
are in close enough proximity that their mutual induction affects the current distribution
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in the adjacent conductors [26]. This effect causes an increase in the resistance that is
inversely proportional to the distance between the conductors [26].
Efficiency losses from hysteresis and eddy currents are a function of the current
flowing through the conductor and increase the effective resistance [26]. These losses are
more prominent in steel reinforced aluminum conductors (ASCR) and at high currents
could experience an increase of resistance by more than twenty percent [26].
Again, the inductance in an AC transmission line increases with transmission
distance and contributes to average power losses. This can be seen using the inductance of
a magnetic circuit (L, Henry), as defined by the number of flux linkages (λ,
Weber − turns) per current (I, ampere), as seen in Equation 1.7 [26]. This equation does
not explicitly show the inductance per unit length of an AC transmission line, but can be
better defined in Equation 1.8 [26]. Here the inductances (La, Lb, Lc) per unit length per
phase are represented in a three-phase transmission line with conductors of equal distance
apart; where the radius of conductor is Daa (m) with a separation of transmission lines of












Just as with the inductance, the capacitance in an AC transmission line increases
with transmission distance. Knowing the capacitance (C, Farad) of long parallel
conductors can be considered conducting plates of a capacitor they can be defined using
Equation 1.9 [26]. In Equation 1.9, the voltage (V , volt) present in the transmission line is
separated by a dielectric material (air). This in turn will cause a charge (q, Coulomb) of
equal magnitude to develop between adjacent AC transmission lines as well as between the
AC transmission line and ground. Much the same as in the case of line inductance, the
relationship to distance in Equation 1.9 is not inherently obvious and can be better defined
in Equation 1.10 [26]. Here the capacitances (Can, Cbn, Ccn) of the positive-sequence per
unit length capactiance to neutral are represented in a three-phase transmission line with
conductors of equal distance apart; where the permittivity of free space (ε) is a known
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quantity, with all conductors having a radius r (m), and be equally spaced a distance of D












As demonstrated, inductance and capacitance is introduced into an AC
transmission line as power transmission distance is increased. This increase in resistance,
inductance and capacitance also increases impedance; which reduces power transmission
efficiency.
To further explain, impedance is the total opposition to an alternating current.
The relationship between impedance (Z, ohm, Ω), voltage (V , volt), and current (I,
ampere) can be seen in Equation 1.11 [3]. Impedance is any combination of resistance,
inductance, or capacitance inherit to the circuit components used and their orientation
relative to each other. Where as, resistance is the capacity of materials to impede the flow
of current, (R, ohm, Ω) [3]. Inductance relates the induced voltage from a time-varying
magnetic field to the current, (L, Henrys) [3]. Capacitance relates the displacement
current from a time-varying electric field to the voltage, (C, farads) [3]. Therefore,
impedance in the frequency domain corresponds to the resistance, inductance, and
capacitance in the time domain. Furthermore, impedance inherently has real and
imaginary components, being resistance and reactance respectively. These properties are
further defined in Table 1.2 [3].





Table 1.2: Impedance and Reactance Values
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Each one of the factors previously stated demonstrate how DC transmission can be
more efficient and more cost effective than AC transmission at high voltages and long
distances. This fact is further reiterated in the previously mentioned Figure 1.5. This
alone displays why a concerted effort should be made to move towards HVDC power
transmission [28]. Though, this transition should not come at the cost of safely operating
circuit breakers.
When opened under load circuit breakers experience electrical, thermal, and
dynamic stresses. These stresses are present regardless if the circuit breaker is installed
into an AC or DC voltage system. Furthermore, these stresses are present in all circuit
breaker types including: mechanical, solid-state, hybrid mechanical resonant, and hybrid
mechanical solid-state designs as depicted in Figure 1.8a, Figure 1.8b, Figure 1.8c, Figure
1.8d respectively. These circuit breaker types and their attributes will be covered in more




















(d) Hybrid Mechanical Solid-State
Figure 1.8: Circuit Breaker Design Types
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Each of these circuit breaker types have at least a main conduction path and an
energy dissipation path. The purpose of the main conduction path is to transmit energy
from the input of the circuit breaker to the output of the circuit breaker. When that path
is broken and the flow of energy is suddenly halted any excess energy will remain. The
purpose of the energy dissipation path is to intake this excess energy using an energy
dissipation component or configuration of components and methods in the form of a
energy dissipation circuit (EDC). Without the energy dissipation path the main
conduction device would experience all the stresses that were created when the flow of
energy was suddenly halted.
In all of the previously mentioned circuit breaker design types, with the exception
of SSCBs, the electrical and thermal stresses experienced when a circuit breaker is opened
under load manifest in the form of an electrical arc or arc discharge.
An electrical arc is the breakdown of a gas electrically that results in the
production of a prolonged electric discharge [29]. That electric discharge reduces the
working life of the circuit breaker and can result in damage to the circuit breaker and its
associated infrastructure. Along with damaging equipment, electrical arcs have the
potential to harm personnel, if not appropriately addressed using some form of arc
suppression.
Arc suppression is the reduction of electric discharges resulting from opening
electrical connections while power is applied. The act of arc suppression can be completed
in many ways depending on the type of circuit breaker. Though, most circuit breaker
designs employ more than one method of arc suppression.
It should be noted, that the more energy present when a circuit breaker is opened,
the larger the electrical arc created. This is true in regards to DC as with AC. Though in
AC there exists a natural zero crossing, as seen in Figure 1.9a. This property of AC
quickly extinguishes any electrical arc created between the separating conductors inside a
mechanical circuit breaker. In DC this zero crossing does not exist, as seen in Figure 1.9b,
and the electrical arc is sustained for several moments after opening. This creates a
barrier for HVDC to be adopted in the market, due to a higher level of sophistication of






Figure 1.9: Illustration of Zero Crossings in Voltage Types
In review, DC voltage transmission is more cost effective at higher voltage levels
and at longer distances than AC voltage transmission. There is also a growing demand for
DC voltage power distribution networks due to the compatibility with renewable energy
power sources and energy storage. Though there still exists a technology gap for DC
voltage systems in the area of isolation equipment longevity, efficiency, and safe operation
due to electrical arc discharges. Therefore, the development of HVDC circuit breakers are
an essential key in the commercialization of HVDC systems [31].
As previously mentioned there are multiple solutions for DC circuit breakers. The
following research will focus on a SSCB design. Specifically, the performance of primary
components in conduction and energy dissipation. As a reminder, with a SSCB solution
no electrical arc discharge occurs during the normal operation. The design of a SSCB has
no moving parts, specifically no separation of current carrying conductors. Therefore,
there would be no stress from an electrical arc discharge, because there is no arc formed to
be discharged. This does not mean a SSCB operates without stressing forces. Other
stresses to the system due occur, most importantly with energy disbursement. Though it
is important to note these stresses are not unique to SSCBs and exist in all circuit breaker
designs.
Prior to any analysis a thorough review of circuit breaker design history will be
completed. In this review the advantages and disadvantages of the previously mentioned
circuit breaker types will be discussed. Most importantly, the review of recent literature
and research of SSCB designs will be completed. After which the analysis and simulation
of SSCB primary components will be completed. The following sections contain an
overview of the research that will be covered in this thesis.
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1.2 Scope of Thesis
The following analysis will focus on fully developing the theoretical and analytic
relationships necessary to make informed decisions on the primary components used in the
design of a SSCB. The primary components under consideration will be the main
conduction switch and the energy dissipation device. The initial theoretical analysis will
be expanded to a set of selection criteria that will output a set of potential candidates for
SSCB components. Inputs to the criteria will be the following application parameters: bus
voltage not to exceed 1.2 kV DC, resistive load not to exceed 100 Ω or fall below 30Ω,
inductive load not to exceed 100 µH, and various operating temperatures between -55◦C
and 175◦C.
During the simulation phase of research, various tools will be employed to generate
data from the theoretical analysis for the selection criteria; including but not limited to
Matlab and LTspice. The following component attributes will be used in the selection
criteria: steady state efficiency, thermal load, cost, transient energy dissipation, as well as
other metrics.
The results from the simulation phase will be evaluated and scored. The
evaluation will result in appropriate primary component choice for the chosen SSCB
design. This evaluation process will take into account each of the prior mentioned metrics.
If deemed appropriate these metrics will be weighted as per importance.
Once primary components have been chosen, the process of generating
experimental results can move forward. Though this thesis will not cover any such results,
a precursor to any experimental work would be the test fixture design. A theoretical basis
for a test fixture design will be covered. Included with the design considerations will be a
limited simulated implementation.
At the completion of this thesis a review of state-of-the-art SSCBs will have been
completed, a reasonably thorough investigation of design methods conducted, an
implementation of those methods, and generation of simulation results verifying or
refuting those methods. As well as the development of a test fixture design process.
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1.3 Organization of Thesis
This thesis began by providing historical context of AC voltage and DC voltage
power transmission systems in the US. Included in that history was why there exists a
need for safe DC voltage circuit breakers and a plan on how to achieve that safety using
SSCB designs. In Chapter 2.5, a comprehensive review of circuit breaker design history
will be conducted, with focus on SSCBs. Included in this review will be current
state-of-the-art SSCB design solutions. In Chapter 3.4.4.5, a mathematical analysis will
be completed in order to derive appropriate component metrics. As well as the
introduction of any components deemed necessary from the analysis. In Chapter 4.5.3, the
proposed component metrics will be used to generate data through various software
simulation programs creating a baseline for decision-making. In Chapter 5.2.4, the results
from the analysis and simulations will be compared to verify design and component
attributes. In Chapter 6.6, the conclusions reached from the results data will be presented
and contain all pertinent decisions and recommendations on future work. Finally, in





The following comprehensive review of current design strategies for SSCBs will
commence by reviewing early automatic device designs leading up to modern day designs.
The main focus of the review will be the steady-state efficiency and transient operations of
each of the previously mentioned DC circuit breaker designs.
2.1 Early Automatic Devices
Early electrical lighting systems developed by the Edison Illuminating Company
using DC systems would redirect or shunt current around faulty components instead of
interrupting current [32]. This was due to the lighting systems being installed in a series
path connection with a current dependant supply. Conversely, the Westinghouse Electrical
Company would use a voltage dependant AC supply [33]. This allowed AC systems to
more easily utilize both series and parallel path connections, but would not benefit from
shunt devices. Therefore, an early form of interrupt devices were developed, known as
electrical cut-out devices. Example electrical system layouts of these series and parallel




















Figure 2.1: Electrical System Layout Depictions
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An early US patent of a shunt circuit, similar to the devices depicted in Figure
2.1a, was filed on October 20, 1885 by Thomas A. Edison of Menlo Park, New Jersey. A
portion of the filed schematic can be seen in Figure 2.2, with the full schematic available
in Appendix B: Schematics. This design would reestablish current to the downstream
devices in the event an open circuit occurred, but would not protect against an abnormally
high current flow. In patent US328573, Edison explains the device operation, “The parts
will be constructed and adjusted so that the magnet will attract the armature and keep
the shunt open when there is any current in the magnet, and will not permit the shunt to
close or remain closed except upon a total cessation of current in the magnet coils.” [32]
Figure 2.2: System Of Electric Lighting Patent [32]
An early US patent of an electric cut-out, similar to the devices depicted in Figure
2.1b, was filed on November 14, 1893 by Elihu Thomson of Swapscott, Massachusetts. A
portion of the filed schematic can be seen in Figure 2.3, with a full schematic available in
Appendix B: Schematics. This design would automatically break the electrical connection
if current were to become abnormally high and extinguish the resultant arc in a
non-conductive fluid. In patent US508652, Thomson explains the cut-off condition, “My
present invention relates to electric cut-offs for cutting off or breaking an electric circuit
on occurrence of an abnormal current therein.” [34] Thomson goes on to further explain
the method arc suppression, “One of the features of my invention is that the interruption
of the circuits accomplished by drawing open the contact pieces and carrying one or both
of them down into a body of oil which extinguishes the arc.” [34]
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Figure 2.3: Early Automatic Electrical Cut-Out Patent [34]
One of the earliest US patents to incorporate attributes of a modern day circuit
breaker was filed on August 19, 1926 by Heinrich Schachtner of Mannheim, Germany. A
portion of the filed schematic can be seen in Figure 2.4, with a full schematic available in
Appendix B: Schematics. This design incorporates a push button reset of an automatic
electric cutoff as well as thermal cutoff.
In patent US1629640 Schachtner explains the fault conditions and actions, “The
cut-out movement of the first slide is commenced when the circuit is heavily overloaded,
as by a short circuit, by the excitation of the solenoid coil which is included in the circuit
and by the movement of the iron core of the solenoid which is thus produced, and the
movement of the slide is suddenly completed by the said mechanical device which is thus
set into operation. In addition to the solenoid, a thermostat may be provided consisting of
a bi-metal spring and an electric heating element, which latter starts the movement of the
slide when the circuit is only slightly overloaded for a fairly long period by reason of the
heating action and the curvature of the bi-metal spring thereby produced.” [35]
Furthermore, Schachtner explains the reset action of the device, “Thus, when the overload
in the apparatus ceases, switching-on can be effected by the mere pressure of the finger
without, the necessity of unscrewing the apparatus from its socket, but on the other hand,
while the overload continues one may attempt, without danger, but without success, to
switch-on the apparatus.” [35]
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Figure 2.4: Automatic Electric Circuit-Breaker Patent [35]
In general, the electric cutoff was initiated during an overload situation, also
known as a abnormally high current situation. The thermal cutoff would only occur after
a prolonged high current situation. The prolonged high current would generate heat from
the inherent impedance and trip the device. This thermal effect was previously mentioned
as “I2R” losses. These two automatic protection features are incorporated in almost every
modern day mechanical circuit breaker.
2.2 Mechanical Circuit Breakers
Mechanical DC circuit breakers, as depicted in Figure 2.5, employ a mechanical
switch in the main conduction path and various devices for energy dissipation [36]. The
mechanical switch is a very efficient conduction path with contact resistance as low as
10µΩ, but has a relatively slow opening mechanism [37]. This mechanism is usually spring
loaded and the operating times depends on the voltage rating of the system. Typical
values in the HVDC range are greater than 10ms, though some recent mechanical circuit
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breaker (MCB) prototypes operate faster [38]. Due to the relatively slow opening of the
mechanical switch, an electrical arc is sustained for several moments after operation [39].






Figure 2.5: Mechanical Circuit Breaker
Arc suppression inside a MCB is commonly completed using only an arc chute,
which cools and lengthens the arc [37]. As depicted in Figure 2.6, a cold-cathode arc chute
divides and safely extinguishes an electrical arc that is created when the mechanical
switch is opened under load [40]. This method is slow, cumbersome, and puts excess stress
on the circuit breaker itself.
SW
Arc Runner
Electrical Arc Discharge Arc Chute
Figure 2.6: Depiction of Arcing in a Cold-Cathode Arc Chute
As discussed in Chapter 1.3, depicted in Figure 1.9, AC has a natural zero crossing
which aids in the extinguishing of electrical arcs. In a DC system a natural zero crossing
does not exist, but other devices can be put in place to aid in extinguishing electrical arcs
or prevent them from forming. This topology of circuit breaker is referred to as a hybrid
circuit breaker.
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2.3 Hybrid Circuit Breakers
As previously mentioned MCBs do not meet the desired operating parameters for
a DC system, but have a very efficient conduction path. Combining dissimilar circuit
breaker topologies can lead to a better performing protective device. For instance,
installing a MCB in a parallel combination with a resonant current source or solid-state
switch. This hybrid circuit breaker can result in a device that outperforms the individual
with a highly efficient conduction path and little to no electrical arc during operation.
2.3.1 Mechanical - Resonant Circuit Breakers
One alternative to the MCB is an resonant circuit breaker (RCB) which can
employ passive or active resonance components to induce current zero crossings [41]. A
simple depiction can be seen in Figure 2.7. The main conduction path is completed with a
mechanical switch resulting in high efficiency. The arc suppression is completed by using a
resonant current circuit to produce artificial zero crossings by superimposing an oscillating








Figure 2.7: Hybrid Resonant Circuit Breaker
This solution quenches the electrical arc after the mechanical switch is opened.
The quenching takes place as the electrical arc is forming driving the current through the
mechanical switch to zero, allowing the mechanical switch to open under no load. The
active resonance arc suppression method is faster than the passive method. This type of
arc suppression has been successful in systems operating at 10.5kA and completed current
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interruptions in under 5ms [37]. In short, a RCB overcomes the electrical arcing issues
inherent to DC breakers by ensuring little to no electrical arc would occur. Though
successful testing has been completed, development of reliable solutions for the current
injection circuit have caused difficulty during implementation [31]. A more mature
technology currently being used for electric arc discharge mitigation are solid-state devices.
2.3.2 Mechanical - Solid-State Circuit Breakers
Similar to a SSCB, the hybrid circuit breaker consists of series connected
solid-state switches in parallel with an energy dissipation component. The defining
difference being an additional parallel branch that contains a mechanical switch in series












Figure 2.8: Hybrid Solid-State Circuit Breaker
This additional branch containing the mechanical switch creates a circuit breaker
type that is a combination or hybrid of MCBs and SSCBs. This hybrid type circuit
breaker also combines the key beneficial features from both types as well, being low
resistance conduction path and current interruption [36].
The replacement of one solid-state switch with a mechanical switch in the
conduction path increased the overall efficiency. This was accomplished by reducing the
resistance in the conduction path [43]. The mechanical switch has a very low contact
resistance as compared to the relatively high on-state resistance of a solid-state switch.
This low conduction resistance is a key feature of MCBs.
The secondary conduction path with only solid-state devices maintains the ability
to interrupt current while preventing electrical arc formations. This being a key feature of
SSCBs and discussed in more detail in the following section. The normal high on-state
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resistance draw back of using solid-state switches is removed, due to the parallel
orientation of the this branch to the mechanical switch. Even still this superior
configuration of breaker types suffers from high cost and low power density [44].
2.4 Solid-State Circuit Breakers
Solid-state circuit breakers (SSCBs) use solid-state switches, specifically power
semi-conductors, to disrupt the conduction path without the generation of an electric arc
discharge [44]. A simplified depiction of a SSCB can be seen in Figure 2.9. The main









Figure 2.9: Traditional Solid-State Circuit Breaker
The presence of two solid-state switches is necessary to control the bidirectional
flow of current. This reasoning will be covered in detail in Chapter 3.2.2 Analysis and
Design: Current Flow. The presence of the energy dissipating component is not related to
electric arc discharges, but is to prevent any damage from the high voltage pulse produced
when direct current through an inductor is interrupted. This concept is also covered in
more detail within Chapter 3.4.1 Analysis and Design: Inductive Transient.
As previously mentioned, SSCBs have no moving parts and will not produce
electrical arc discharges under normal operating conditions [45]. This ability to interrupt
current without using contact separation limits the electrical arc hazard exposure to
personnel [46]. As well as increasing the longevity of the equipment by eliminating the arc
erosion caused by conductor separation [47]. In turn this characteristic makes the SSCB a
prime candidate for a protection device.
In addition to the elimination of electrical arc discharges, the response time of
solid-state devices is several orders of magnitude faster than electro-mechanical devices
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[48]. This quick response of a few micro-seconds limits the amount of energy in the arc
flash hazard exposure as well [45]. Limiting this energy further increases the safety factor
of this circuit breaker type, by reducing the peak currents experienced during an
interruption transient [39].
The reduction of the peak current experienced during an interruption transient
also effects the connecting equipment. This lower peak current could reduce the current
withstand and energy absorption requirements for the associated power equipment. As
well as reducing the necessary interruption times for downstream loads [49].
An additional benefit SSCBs provide, though minor and very specific to shipboard
use, is silent operation [46]. Due to the fact there is no moving parts, SSCBs can be used
to realign electrical distribution without fear of producing unwanted sound from
mechanical spring discharges or contact closing. This silent operation could give more
flexibility to electrical operators during critical operations.
Though there are several advantages to using SSCBs, this circuit breaker type is
not without draw backs. In particular, the steady-state efficiency of a SSCB is the most
prominent disadvantage for this technology. As seen in Figure 2.9, the solid-state devices
are always in the conduction path. Therefore any inherent impedance in the device will
reduce efficiency [45]. This concept of efficiency loss was introduced in the previous
chapter as line losses or “I2R” losses. As noted, these conduction losses are significant
enough to deteriorate the efficiency of power delivered at medium voltage levels and will
only increase at high voltage distribution levels, though research is being done to combat
these disadvantages.
Several avenues are being pursued into the reduction of the on-state resistance of
solid-state power devices [50]. These same requirements also benefit solid-state switches
that are used in high-frequency, high-voltage switching power converters, making them
more rugged, efficient, and compact [51]. As well as reducing the on-state resistance, areas
of topology design are being pursued in the hopes of mitigating on-state resistance all
together. As previously mentioned in hybrid solid-state circuit breakers, one way to




The following sections highlight current efforts in the field of SSCB design and
component validation. Specific areas of focus are power loss, efficiency, topology, and
component choice. Included in the component choice discussion will be the performance of
voltage overshoot suppression components.
2.4.1.1 Solid-State Circuit Breaker Protection for DC Shipboard Power Sys-
tems: Breaker Design, Protection Scheme, Validation Testing
In this publication, Li Qi and team state, “The ultra fast protection speed
requirement motivates the adoption of solid-state circuit breakers (SSCBs) for dc
shipboard power systems.” [52] Li Qi further asserts that, “semiconductor switching
devices have conduction power losses much higher than a traditional electromechanical
contact, the choice of the semiconductor technology and components for a solid-state
breaker application is of prime importance” [52]. Their solution was based on a reverse
blocking integrated gate commutated thyristor (RB-IGCT) in a parallel bidirectional
topology, as seen in Figure 2.10, (b) [52].
Figure 2.10: Bidirectional switch based on (a) IGBTs and (b) IGCTs. [52]
The conduction power loss experienced by bidirectional switches based on the
RB-IGCT, insulated gate bipolar transistor (IGBT), and asymmetrical integrated gate
commutated thyristor (A-IGCT) configurations can be seen in Figure 2.11. From this
figure, Li Qi concluded the RB-IGCT configuration is optimized throughout the whole
current range [52]. Then proceeded to integrate the semiconductor into a DC SSCB
topology.
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Figure 2.11: Comparison of conduction loss of RB-IGCT against other semiconductors. [52]
The integrated design was a two pole RB-IGCT based SSCB circuit topology, as
seen in Figure 2.12. Li Qi states, “In this configuration, only two RB-IGCT in antiparallel
configuration are necessary per each pole. Moreover, for each pole, only on[e] RB-IGCT is
conducting at the time, which means that only the voltage drop of one device need to be
considered in the conduction loss calculation.” [52]
Figure 2.12: Two pole RB-IGCT based SSCB circuit topology. [52]
Furthermore, this topology also employed a metal-oxide varistor (MOV) as a
voltage overload protection device. As stated by Li Qi, “Because of the nature of dc
systems and the absence of zero current crossing, the inductive energy in the system at
the time of opening must be dissipated in order to drive the dc current to zero.” [52]
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Their choice of a MOV is because it, “is a device that can easily and effectively dissipate
relatively large amounts of energy and effectively clamp the voltage to a level that does
not damage the semiconductor device that is turning-OFF the current running through
the system.” [52] This concept of over voltage protection from inductive energy will be
explored in Chapter 3.4.4.5: Analysis and Design, Section: 3.4.1.
The efficiency of the integrated design was near 99.9% across the tested current
range, as can be seen in Figure 2.13. From these results Li Qi concluded that the
RB-IGCT semiconductor was their component choice due to low conduction losses and
bidirectional current applications. Furthermore, Li Qi states this device, “guarantees
efficiency higher than 99.9% at currents up to 1500 A for a single pole” and “For the SS
DCCB with two conducting and breaking poles, the efficiency is higher than 99.8% for
currents up to 1500 A” [52].
Figure 2.13: Efficiency profile of the RB-IGCT for currents up to 3000 A. [52]
In this publication component conduction losses drove the discussion. This was
not only because they are directly linked to efficiency and transmission cost, but could be
linked to other design considerations, such as thermal requirements. Similarly Li Qi
states, “We can conclude that performance of the RB-IGCT is first in class in terms of
efficiency, thus enabling exceptional power density or less intensive cooling and heat
handling requirements.” [52] This thought process of linking efficiency to thermal
requirements will be explored in Chapter 3.4.4.5: Analysis and Design, Section: 3.3.2.
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2.4.1.2 A SiC JFET-Based Solid State Circuit Breaker With Digitally Con-
trolled Current-Time Profiles
The research focus of this publication is, “a self-powered solid-state circuit breaker
(SSCB) with a digitally controlled current–time profile for both ultrafast short-circuit
protection and overcurrent protection” [53]. The development of the current-time profile
was completed using the transient thermal properties of silicon-carbide (SiC) junction
field-effect transistors (JFETs) [53]. These thermal properties discussed are of interest to
this thesis because SiC JFETs are being considered as primary components. Additionally,
some primary components will be simulated beyond the manufacturer stated junction
temperature limit.
Firstly, an electrical equivalent thermal model was developed considering package
forms for a SiC JFET. In this model thermal resistances and thermal capacitances make
up each physical layer from the chip to the heatsink. This thermal ‘RC’ equivalent model
can be seen in Figure 2.14.
Figure 2.14: Thermal network of the SiC JFET considering package characteristics. [53]
Secondly, using the previous thermal equivalent model a mathematical basis for
junction temperature was developed from on-state resistance and power loss. This basis
can be seen in Figure 2.15; where on-state resistance is dependent on temperature, power
loss is dependent on drain-source current and on-state resistance, and junction
temperature is dependent on power loss.
Finally, the change in junction temperature over time can be determined from
different drain-source currents. As stated by Dong He, “In order to evaluate the junction
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Figure 2.15: Mathematical basis for junction temperature. [53]
temperature variation of SiC JFET devices under different overcurrent conditions, the
junction temperature curves of SiC JFET devices under 1.5×, 2×, and 3× of the nominal
current are obtained by MATLAB” on the basis of the equations displayed in Figure 2.15
and with the results shown in Figure 2.16 [53].
Figure 2.16: Calculated junction temperature with different overcurrents. [53]
In regards to this thesis, the conclusion of higher drain-source currents lead to
higher junction temperatures is relevant. It may be necessary to operate primary
components past their stated limits. In doing so, it would be pertinent to expect an
impact on operating efficiency and this impact should be measured.
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2.4.1.3 Voltage Overshoot Suppression for SiC MOSFET-Based DC Solid-
State Circuit Breaker
Voltage overshoot during operation can pose a significant problem for SSCBs as
discussed earlier. This issue is reiterated by Xinglin Liao, “The transient overvoltage and
oscillation phenomena, which are caused by its high switching speed in a solid-state dc
circuit breaker based on the silicon carbide (SiC) metal–oxide–semiconductor field-effect
transistor (MOSFET), are a crucial problem” [54].
The proposed solution in this publication is a snubber MOV circuit, “based on the
voltage ratio of a snubber and an energy-absorbing MOV” [54]. This solution is depicted
in a typical topology in Figure 2.17. Which consists of a “dc voltage source generated by
ac/dc converters, a SiC MOSFET-based solid-state switch, and an MOV-based absorption
circuit” [54].
Figure 2.17: Typical topology of a solid-state dc circuit breaker. [54]
A simulation model can be developed from the previously determined typical
topology. Using this simulation model and establishing operating parameters, turn-off
waveforms can be determined. In this publication a supply voltage of 360V and fault
current of 11.5A are used in conjunction with a K385 MOV [54]. This MOV has a
maximum allowable DC voltage of 358V [54]. In Figure 2.18 (a), the full sequence
interruption of the K385 is shown with Figure 2.18 (b) showing the “zoomed-in
illustration of the current commutation” [54].
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Figure 2.18: Simulation waveforms of the dc circuit breaker without stray inductance. (a)
Full sequence interruption. (b) Zoomed-in illustration of the current commutation. [54]
As can be seen in 2.18, the voltage felt by the switch is clamped by the MOV
preventing any overvoltage condition. This result is significant to this thesis because an
investigation into what components best prevent voltage overshoots will be completed.
Therefore, a similar methodology will be conducted as seen in Chapter 3.4.4.5: Analysis
and Design, Section 3.4.2.
It is also worth noting, that in this publication simulation solver time step played
a significant role. As noted by Xinglin Liao, “In the simulation, the time step has the
significant effects on the accuracy and simulation time. If the time step is too large, the
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accuracy of the results would be reduced, and the waveforms are not smooth. If the time
step is too small, the simulation time is long. Thus, a tradeoff needs to be considered
when we set the time step. Through a multitude of attempts, the time step is ultimately
set to 50 ns.” [54] Similarly, this issue will be expected to be just as significant in the
research contained within this thesis.
2.5 Synopsis
Overall, there are multiple ways to disrupt current flow during a transient, even
more so when including the many combinations of devices. An expanded landscape of
devices, beyond the few covered in this thesis, is shown in Figure 2.19. Though, this
depiction is not comprehensive in scope and the field of DC circuit breakers continues to
grow.
In review, the mechanical circuit breaker provides a short term low cost solution,
but is an ineffective protection device due to the slow response time and large amounts of
energy discharged during operation. The hybrid mechanical-resonant circuit breaker is
effective at reducing the energy discharged during operation of a mechanical switch and
has a relatively fast operating time. Though, the lack of widespread adoption calls in
question its use as a protective device at this time.
The traditional solid-state circuit breaker provides very effective protection, due to
the fast response time and lack of electric arc discharge. The disadvantages in using a
traditional SSCBs is the initial cost of the devices and the relatively low steady-state
efficiency. However, the combination of devices as in the case of a hybrid mechanical-SSCB


































The following analysis will focus on the analytical relationships necessary to make
informed decisions on the primary component choices of a traditional SSCB. The
analytical basis will be fully explained and applied to any circuit configuration deemed
necessary for accurate data collection. Any limiting parameters or test conditions will be
explained as needed.
3.1 Analysis and Design Format
The primary components under investigation are located in the main conduction
path and in the energy dissipation path. The main conduction device in a traditional
SSCB is a solid-state switch. The energy dissipation circuit (EDC) in a traditional SSCB
can be multiple devices or any combination of device types.
Prior to any analysis of solid-state switches, an explanation of the type of devices
deemed suitable for use in this thesis will be completed. In this explanation the specific
package types of each device will be covered including the associated components. Along
with device package types, a discussion of circuit configurations will be completed. This
discussion will include proper device orientation for use in a SSCB and appropriate data
test point locations. Following, will be the analysis of the solid-state switch devices. This
discussion will include how the steady-state efficiency was determined for each circuit
configuration previously discussed. In addition, the thermal requirements and cost
consideration of each device will covered.
Before any analysis of energy dissipation devices can be conducted, an
investigation into the type of devices deemed appropriate for use in this thesis will be
completed. This investigation will discuss the operating challenges faced by these devices;
in conjunction with, the advantages and disadvantages of each device type. Once an
energy dissipation device type has been chosen a methodology for device selection will be
prescribed. This methodology will result in a defined selection criteria followed by a
comparison analysis for each specific device.
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3.2 Solid-State Switch Package Considerations
Any solid-state device installed in the main conduction path of a SSCB would
require the ability to pass a significant amount of current, have a relatively low on-state
resistance, and have a large voltage withstand limit. There are at least four types of
solid-state devices that would meet the demands of a traditional SSCB. These include the
JFET, metal-oxide semiconductor field-effect transistor (MOSFET), a co-packaged
cascode configuration of a JFET and MOSFET, and an IGBT [71]. A simplified
representation of each of these device types can be seen in Fig. 3.1a, Fig. 3.1b, Fig. 3.1c,

















Figure 3.1: Schematic Symbols of Device Types
Each of these device types have their own attributes that make them uniquely
suited for use inside a SSCB. The SiC variety of JFETs normally exhibit very low on-state
resistance, (RDS(ON)), with the capability of conducting a significant amount of current,
(ID). This combination will prove useful in achieving high efficiency and will be covered in
more detail in later sections. However, SiC JFETs differ from MOSFETs in that there is
no body-diode and normally require a freewheeling-diode to be installed anti-parallel to
the device [76]. It is also worth noting that a SiC JFET packaged alone is a normally-on
device and would not provide satisfactory circuit protection installed as-is into a SSCB.
A normally-off configuration is important for use inside a protective device. If
control power is removed from the device, the SSCB would open. This ability to fail open
would provide necessary protection for any equipment or personnel down stream of the
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device. Conversely, a normally-on device would close on loss of control power. This would
allow current to pass to any equipment or personnel downstream of the device. This could
cause inadvertent power transients resulting in equipment damage or personnel injury.
Another normally-off device type to be considered is a power MOSFET. These
devices typically have a high withstand or blocking voltage, (VDS), coupled with the
capability of conducting a significant amount of current, (ID). However as previously
noted MOSFETs inherently contain a parasitic device known as a body-diode. This
parasitic device is a result of the manufacturing process of power MOSFETs and is not a
separate device, but considered to be a permanently installed anti-parallel diode [76].
An additional device type to be considered would be a co-packaged cascode
configuration of a JFET and a MOSFET. This SiC field-effect transistor (FET) device is
a unique circuit configuration in which a normally-on SiC JFET is co-located with a
low-voltage MOSFET in a single device package. This combination of devices provides the
same abilities as the previously mentioned normally-on SiC JFET, but in a normally-off
configuration with the addition of an inherent anti-parallel diode.
A final device type being investigated is an IGBT. These devices have a similar
control scheme to MOSFETs, but in general have a higher voltage, (VCE), and current,
(IC), capability. Similarly to the previously discussed device types though not inherent,
IGBTs are normally packaged with an anti-parallel diode. Conversely, IGBTs do not have
a static on-state resistance. An equivalent on-state resistance for each specific device can
be estimated using the manufacturer provided typical output characteristic curve. Also
known as the “I-V” curve or more specifically the collector current versus the
collector-emitter voltage curve.
3.2.1 Anti-Parallel Diodes
Most modern manufactured solid-state switch package designs have the option to
include diodes installed anti-parallel to the solid-state switch. This package option is
commonly referred to as a module and the FET device alone is usually referred to as a
discreet device. The diodes installed into modules are referred to as freewheeling diodes,
but have many names including flyback diodes, snubber diodes, suppressor diodes, catch
39
diodes, clamp diodes, or even known as commutating diodes. The purpose of a
freewheeling diode is to allow current to flow in reverse bypassing the solid-state switch;




Figure 3.2: Field-Effect Transistor Representation
The body-diode present in a power MOSFET is similar to a freewheeling diode in
action, but is not purposely installed. Rather it is a result of the device material
orientation. Inside a MOSFET there exists a p–n– junction, which makes up the
body-diode. This junction has a parasitic attribute that forms an effective diode
anti-parallel with the MOSFET.
In silicon (Si) MOSFETs the body-diode is capable of conducting the same
amount of current as the MOSFET but the switching speed of the body-diode is slower
resulting in high peak currents during diode turnoff [76]. These currents can be higher
than the rated current capability of the MOSFET and result in device failure. Due to the
likely hood of device failure most Si MOSFETs are offered in a module package with a
fast recovery diode installed parallel to the body-diode with a blocking diode preventing
the body-diode from turning on, as seen in Fig. 3.3a.
Conversely, SiC MOSFETs have low on-state resistance and inherently low
switching loss due to the wider band gap of SiC [77]. These SiC power MOSFETs are
offered in a module package with only a fast recovery diode installed parallel to the
body-diode, as seen in Fig. 3.3b. Otherwise they are noted as discreet devices and have
the same circuit symbol as Fig. 3.1b.
The performance of anti-parallel diodes is crucially important when using
solid-state devices for voltage regulation. For the purpose of a SSCB anti-parallel diodes










(b) SiC MOSFET with Fast Recovery
Diode Circuit
Figure 3.3: MOSFETs with Fast Recovery Diode Circuit
presence must be taken into account when analyzing the performance of a SSCB or when
designing the operating limits of an EDC. In particular, if the reverse break-down voltage
of the diode is less than the activation voltage of the EDC. In that case, the EDC would
never turn on forcing the MOSFET to handle any transient alone.
3.2.2 Current Flow
Each of the solid-state switches under consideration can block voltage and current
in only one direction. They are all considered to be unidirectional devices. For example,
the power MOSFETs can prevent the current from the supply side being passed to the
load side, but the load side could still pass current through the body-diode onto the supply
side. Therefore current is only blocked one way, hence unidirectional. This can be seen in
Figure 3.4. This device orientation is also considered to be a two-quadrant switch [76].
solid− state
body
(a) Open Switch Current Flow Depiction
solid− state
body
(b) Closed Switch Current Flow Depiction
Figure 3.4: Simplified Unidirectional Solid-State Switch Current Flow
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If two unidirectional devices are placed in series in reverse conduction orientation,
it is considered a bidirectional switch formation. Using the same example as before, the
first power MOSFET would block any current from the supply side and the second power
MOSFET would block any current from the load side. Therefore current is blocked two
ways, hence bidirectional. This can be seen in Figure 3.5a. This device orientation is also










(b) Closed Switch Current Flow Depiction
Figure 3.5: Simplified Bidirectional Solid-State Switch Current Flow
As previously stated the unidirectional circuit can not fully disconnect the load
from the source. Therefore to ensure a proper disconnection between the source and load
a bidirectional circuit must be used. This in turn means there will be three components
conducting current and affecting efficiency, as can be seen in Figure 3.5b. When the load
side switch is closed and conducting current any body-diode present would be in parallel
to the closed switch and would pass some current, albeit small. Taking into account the
small amount of power being consumed by the body-diode as well as both closed switches
is important to accurately calculate the efficiency of the bidirectional circuit. This also
means that simulating a bidirectional circuit alone would not produce an appropriate
representation of individual switch efficiency. Therefore, both unidirectional and




The following process depicted in Figure 3.6 will be used to down select between
solid-state devices of the previously defined types. As a reminder, these include JFETs,
MOSFETs, co-packaged cascode configuration devices, and IGBTs. The selection pool




























Figure 3.6: Solid-State Switch Device Selection Flowchart
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3.3 Solid-State Switch Circuit Analysis
A diagram of the unidirectional circuit that will be used to determine the
efficiency of each solid-state switch can be seen in Figure 3.7. Here the solid-state switch
is depicted as a MOSFET and will pass current from a DC voltage source to a resistive
load. Additionally, a gate circuit will be required to control the potential applied to the
gate pin of each solid-state switch. This gate circuit will consist of an independent DC
voltage source and in most cases will require an external gate resistance. The gate circuit
component values will be determined by the manufacturer data sheet or otherwise
modified as necessary for proper operation in this application. If the manufacturer’s data










Figure 3.7: Unidirectional Solid-State Switch Circuit
A diagram of the bidirectional circuit that will be used to determine the efficiency
of each solid-state switch pair can be seen in Figure 3.8. Similarly to the unidirectional
circuit, the solid-state switch pairs are depicted as MOSFETs and will pass current form a
DC voltage source to a resistive load. Just as before, a gate circuit will be required for
each solid-state switch. It is possible to operate the solid-state switch pair with a single
gate circuit. This could be investigated as future work, though in this case the doubling of
the necessary external resistances and independent voltage sources will be required.
44
The data test point locations for each circuit configuration are labeled in each
figure. These test point locations will correspond to the following efficiency analysis below
in sub-section, 3.3.1 Efficiency. It is worth noting that in the bidirectional circuit















Figure 3.8: Bidirectional Solid-State Switch Circuit
3.3.1 Efficiency
The efficiency of a component is determined by the ratio of input power, (Pinput,
watt), to output power, (Poutput, watt). A component with no loss would have a ratio of
one, and therefore an efficiency of one hundred percent. This relationship can seen in
Equation 3.1 [78]. Referencing back to the Introduction, Chapter 1.3, the highest
efficiency as possible is desirable. In other words, the higher the efficiency the lower the
losses. Therefore the lower required total energy needed to be produced to meet the




× 100 [%] (3.1)
The efficiency percentage can be further described by defining the input power,
(Pinput, watt), to the component as seen in Equation 3.2. This equation is derived from the
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power law as mentioned in the Introduction, Chapter 1.3, Equation 1.3. The input power
as defined in Equation 3.2 with the input voltage, (Vinput, volt), and input current, (Iinput,
ampere), is applicable for the unidirectional circuit, as well as the bidirectional circuit.
Pinput = Vinput × Iinput [W ] (3.2)
Similarly, the output power definition of each circuit configuration is the same,
though the definition of each power loss is unique. In the case of the unidirectional circuit,
Figure 3.7, the output power, (Pouput, watt), is determined by subtracting the power
consumed by the solid-state switch, (Ploss, watt), as seen in Equation 3.3. The power loss,
(Ploss, watt), is determined by using the input current, (Iinput, ampere), and the voltage
potential difference from the drain pin of the solid-state switch (Vdrain, volt) to the source
pin of the solid-state switch, (Vsource, volt).
Poutput = Pinput − Ploss [W ]
Ploss = (Vdrain − Vsource)× Iinput [W ]
(3.3)
Another method that can be used to determine the power dissipated by the switch
would be to use it’s Ohmic losses or the “I2R” value. This value can be calculated using
the manufacturer listed on-state resistance value, (RDS(ON)), multiplied by the squared
drain current, (ID) [78], as seen in Equation 3.4.
Ploss = RDS(ON) × (Iinput)2 [W ] (3.4)
This method however relies on a static data point in addition to the reporting
accuracy of the manufacturer’s data sheet to match the provided Simulation Program
with Integrated Circuit Emphasis (SPICE) model. Any dynamic characteristics in the
model as well as errors, estimations, or rounding by the manufacturer would translate into
the calculations. Calculating the power dissipated by measuring the voltage and current
within the simulation reduces the potential for introduced inaccuracies.
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In regards to the bidirectional circuit, Figure 3.8, the output power, (Pouput, watt),
is determined by subtracting the power consumed by each solid-state switch, (Ploss,U1,
watt) and (Ploss,U2, watt), as seen in Equation 3.5. The power loss of the first solid-state
switch, (Ploss,U1, watt), is determined by using the input current, (Iinput, ampere), and
the voltage potential difference from the drain pin of the first solid-state switch (Vdrain,U1,
volt) to the switch tie point, (VTIE , volt). The power loss of the second solid-state switch,
(Ploss,U2, watt), is determined by using the input current, (Iinput, ampere), and the
voltage potential difference from the switch tie point, (VTIE , volt) to the drain pin of the
second solid-state switch (Vdrain,U2, volt), as determined necessary by expected
steady-state current flow direction.
Poutput = Pinput − Ploss,U1 − Ploss,U2 [W ]
Ploss,U1 = (Vdrain,U1 − VTIE)× Iinput [W ]
Ploss,U2 = (VTIE − Vdrain,U2)× Iinput [W ]
(3.5)
The aforementioned efficiency analysis will be applied in the simulation phase.
The details of the application will be explained in the following Chapter 4.5.3 Simulation
Setup and Test.
3.3.2 Thermal
The efficiency of a component can be directly tied to the waste heat produced by
the component. Similar to the line losses mentioned in Chapter 1.3 Introduction, being as
current flows through a component and encounters resistance, heat is generated. This heat
if not controlled can lead to more impedance and in turn lead to even more heat being
produced resulting in a heating runaway effect. This effect reduces the efficiency of the
component in the least or at most causes a catastrophic failure of the component.
Controlling the heat generated by components can be accomplished by heat
transfer; which is the process of removing the heat produced from a device and adding it
to a cooling medium. This relationship in it’s simplest form can be seen in Equation 3.6
[79]. Where the heat supplied to a material (Q, J) is equal to it’s mass (m, kg) multiplied
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by the specific heat capacity of the material in which heat is being transferred through (c,
J
kg K ) and the change in temperature (∆T , Kelvin) across that material [80] [81].
Q = m c∆T [J ] (3.6)
The process of heat transfer has three main mechanisms: conduction, convection,
and radiation. These mechanisms occurring in a component with a heat sink cooling
apparatus attached are depicted in Figure 3.9. Here the heat producing component is
mounted to a printed circuit board (PCB) with a heat sink mounted to the component.
There is an intermediate layer consisting of a thermal interface material (TIM) that







Figure 3.9: Heat Transfer Mechanisms
Conduction is the transfer of kinetic energy between particles. More specifically,
“Conduction is the transfer of energy from more energetic particles of a substance to the
adjacent less energetic ones as a result of interactions between the particles” [80]. This
process does take place in fluids, but it is the main mechanism in solids. The energy
transfer within solids is due to the vibrations of molecules within a lattice structure. The
process of heat transfer via conduction is expressed using Equation 3.7 [79]. In that the
heat transfer rate (Q̇cond, W ) is the product of the thermal conductivity (k,
W
mK ), from a
surface area (As, m
2), with temperature difference across the material (THot − TCold,
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Kelvin), divided by the thickness of the material (d, m) [80] [81]. This equation can be
reduced to the differential form, which is Fourier’s law of heat conduction.









Convection is the transfer of energy into a fluid that is in motion when a
temperature gradient is present. More specifically, “Convection is the mode of energy
transfer between a solid surface and the adjacent liquid or gas that is in motion, and it
involves the combined effects of conduction and fluid motion”[80]. Heat transfer via
convection can be expressed by Newton’s law of cooling as Equation 3.8 [79]. Where the
heat transfer rate of convection (Q̇conv, W ) is equal to the product of the convection heat
transfer coefficient (h, W
m2K
), surface area (As, m
2), and temperature difference between
the surface and fluid [80].
Q̇conv = h As (Ts − Tf ) [W ] (3.8)
Finally, radiation is emitted energy in the form of electromagnetic waves.
Radiation can also be defined as “the energy emitted by matter in the form of
electromagnetic waves (or photons) as a result of the changes in the electronic
configurations of the atoms or molecules” [80]. The process of heat transfer by way of
radiation can be represented by Equation 3.9 [79]. Here the rate of heat transferred (Q̇rad,
W ) is the product of the surface emissivity (ε), Stefan Boltzmann constant (σ, W
m2K4
),
surface area (As, m
2), and the absolute temperature difference between the emitting
surface and surrounding surface (T 4s − T 4surr, K4) [80] [81].
Q̇rad = ε σ As (T
4
s − T 4surr) [W ] (3.9)
The three main mechanisms of heat transfer are present in all methods of
controlling component temperature, but some mechanisms are more dominate than
others. In most methods of temperature control, convection is the primary process and
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radiation is the secondary process. Conduction is present but normally just facilitates the
temperature control process by furring the heat away from the heat producing component
to later be removed from the system by way of convection or radiation.
As depicted in Figure 3.9 a component has a heat sink mounted to its case, which
in turn is immersed into a moving fluid. The movement of the fluid can be inherit to the
heat transfer process by way of natural convection, “alternatively called free convection,
where any fluid motion occurs by natural means such as buoyancy” [80]. Where in the
fluid surrounding the heat sink will heat up and rise and once cool again will fall returning
to the surface of the heat sink to continue the cycle. The movement of the fluid can also
be forced, via a pump if the fluid is a liquid or a fan if the fluid is a gas.
The most prevalent method of temperature control among solid-state component
designs is forced air convection and therein will be used as an example in the following
thermal analysis. Again, as depicted in Figure 3.9 the heat produced by the device is
transferred to the case of the device by design, then transferred to a heat sink which is
immersed in a cooling medium. A heat sink is a passive component made of material that
has a high thermal conductivity coefficient. This material tends to be aluminum or
copper, depending on the application and desired cost of the material. The cooling
medium in which the heat sink is immersed is a fluid, be it gas or liquid, and generally is
air or water. Other fluids can be used and are dependent on the application and cost,
including pure hydrogen which is used in industrial electrical motors.
The cooling medium can be left to naturally convect as previously mentioned, or
can be forced across the surface of the heat sink. In the most common case of using air as
a cooling medium a fan can be used to move the fluid across the surface of the heat sink.
This is important to note because the flow rate of the fluid impacts the heat transfer rate
positively. Meaning, the higher the fluid flow rate the higher the heat transfer rate. In
some cases the fluid flow rate can overcome an ill suited or poorly designed heat sink, but
this is not a reliant design method.
Designing an optimum heat sink for each device used is a science in of its self and
is beyond the scope of this thesis. However, a delineation of the devices can be made using
the thermal properties of each device. The key variable for the purpose of this thesis will
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be the thermal resistance from the heat sink to the ambient temperature, (Rθ,sa,
◦C/W ).
This attribute will be the driving force for the design of the heat sink and in turn the
associated cost.
The derivation of each device’s thermal resistance from the heat sink to ambient
temperature starts with the identifying the various temperatures at play; including the
junction temperature (Tj), case temperature (Tc), heat sink temperature (Ts), and
ambient temperature (Ta). The location of these temperatures in a typical system can be









Figure 3.10: Heat Transfer Temperature Locations
Controlling the junction temperature, or channel temperature, is key to ensuring
long service life, high efficiencies, and preventing catastrophic failure of the component.
The junction temperature (Tj), which will be the highest temperature point inside of a
solid-state switch, can be related directly to the power dissipation of the switch (Pdiss),
the thermal resistances of the cooling system (Rθ), and ambient temperature in which the
solid-state switch is operating (Ta). This relationship can be seen in Equation 3.10 [82].
The relationship of the thermal characteristics from Equation 3.10 and the temperatures
noted in Figure 3.10 can be seen electrically represented in Figure 3.11.
Tj = Ta + Pdiss(Rθ,jc +Rθ,cs +Rθ,sa) [
◦C] (3.10)
The average power loss or power dissipated of the device, (Pdiss, watt), can be
determined similarly to the efficiency of the device. This can be seen in Equation 3.11
with the “I2R” losses of the device calculated from the on-resistance, (RDS(ON), Ω) and
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Pdiss Ta
Rθ,jc Rθ,cs Rθ,saTj Tc Ts Ta
Figure 3.11: Representative Electrical Analog of Heat Transfer [82]
the drain current, (ID, ampere) [78]. The thermal resistance from the junction to the
case, (Rθ,jc,
◦C/W ), can be surveyed from the manufacturer data sheet of each device to
be simulated or tested.
Pdiss = RDS(ON) × (ID)2 [W ] (3.11)
Similarly with the thermal resistance from the case to the heat sink, (Rθ,cs,
◦C/W );
the material used to bond the heat sink to the device will normally list a thermal
impedance or thermal conductance on the manufacturer’s data sheet. This thermal
impedance can be used to determined the thermal resistance by using Equation 3.12 in
conjunction with the known surface area of the device package. Therefore the appropriate
thermal resistance per each device package type, be it TO-247, SOT-227, or other such
package size can be determined as needed.
Rθ,cs = Area× Thermal Impedance [◦C/W ] (3.12)
To accurately portray the thermal resistance of each solid-state switch the surface
area of each package type in contact with the heat sink will be determined from the
manufacturer data sheet. These values tend to have a range or a plus/minus for
manufacturing tolerances. The average or center value of each reported dimension will be
used for each package type. Moreover, the reported units of the thermal impedance is not
uniform across all manufacturers. Any reported values that deviate from ◦C/W will be
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converted accordingly. Any manufacturer reported values that use imperial area units will
be converted using Equation 3.13. As well as any manufacturer reported values in Kelvin
will be converted using Equation 3.14.








As previously mentioned, for the purposes of this thesis the derived thermal
resistance value of each device will be used to compare the thermal design effectiveness of
each solid-state device. The thermal resistance from the heat sink to the ambient
temperature, (Rθ,sa,
◦C/W ), is commonly used to determine the design of the heat sink
required for the given application. This value can be calculated for a known ambient
temperature, (Ta,
◦C) and desired junction temperature, (Tj ,
◦C). This is done by
rearranging Equation 3.10 to solve for this thermal resistance.
The resultant thermal resistance is a maximum allowable value. Therefore, the
larger the value the more flexibility in heat sink design. In turn the smaller the thermal
resistance value the more restrictive the cooling options. This may lead to the necessity of
a more elaborate and expensive cooling apparatus. A low thermal resistance value may
also give insight into the lifetime of the device, be it shortened from thermal stress. The
aforementioned thermal analysis will be completed in the simulation phase. The details of
the application will be explained in the following chapter, Simulation Setup and Test,
Chapter 4.5.3.
3.3.3 Costing
The cost of a component can be described in many ways including a straight
forward approach of per unit cost. Using the per unit cost in conjunction with other
attributes of the component may provide a more holistic view of the cost of a component.
For instance, a particular component may have a lower price per unit, but the current
carry capability of the component is much more limited. This may lead to requiring more
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devices orientated in parallel in order to lower the current in each conduction branch.
This in turn would cause the overall price of the application to increase.
One method to determine if more than one conduction path is required, is to
divide the desired full load current, (Idesired, ampere), by the rated drain current, (Idrain,
ampere), of the device, as seen in Equation 3.15. The number of conduction paths
required, (nconduction), is equal to the result rounded up to the next integer.
nconduction = dIdesired / IDe (3.15)
The application of Equation 3.15 requires knowing the desired full load conduction
current of the application ahead of time. The desired current would be application specific
and therefore change from project to project. Determining the final cost would require
translating the number of required conduction paths to price by multiplying by the unit
price. This would result in the total cost of solid-state switches for that particular project,
as seen in Equation 3.16.
Pricetotal = nconduction × Priceunit [$] (3.16)
A more universal method is to determine the price per current, (Priceampere,
$/ampere). This method does not require any foreknowledge of any project and only relies
on the attributes of the components themselves. Determining the unit price of a solid-state
switch per it’s drain current carrying capacity can be completed using Equation 3.17. The
unit price, (Priceunit, $/unit), information can be gathered from an electronic component
distributor. The typical drain current limit, (ID, ampere), information of each solid-state





Another aspect of cost when using a device is the associated material and
equipment necessary to operate the device within the intended or desired specifications.
Specifically, to use a solid-state switch a cooling apparatus is necessary. As previously
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described in the Thermal Subsection 3.3.2, a heat sink will be used to ensure proper
device junction temperature while in operation. The cost of a heat sink can be correlated
to the thermal resistance as seen in Figure 3.12; note this figure was originally produced
1995 and costs have changed over time, though the trend remains unchanged.
Required Thermal Resistance ◦C/Watt (junction - ambient)





























Figure 3.12: Relative Comparison of Various Types of Heat Sinks [83] [84]
The rise in cost of the different type of heat sinks is due to the manufacturing
methods and their associated expense. This rise in cost per thermal resistance is nearly a
linear trend and from that the assertion can be made that a lower required thermal
resistance, results in a higher associated cost.
These cost analysis methods are not exhaustive in nature but, instead these
methods will be used to offer additional characteristic comparisons of component choice.
All of the aforementioned costing analysis will be applied in the results phase. The details
of the application will be explained in Chapter 5.2.4 Results.
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3.4 Energy Dissipation Circuit
All non-ideal circuits exhibit some parasitic energy storage. This energy is usually
released during switch transitions. A robust design of a SSCB would account for the
likely-hood that an energy transient occurs during operation. One solution is to install an
energy dissipation circuit (EDC) in parallel to the switch. Any energy transient that
occurs after the switching device opens would be stifled by this parallel branch. Thus,
preventing any damage to the main conduction device. The most common cause of this
energy transient is the high voltage pulse produced when direct current through an
inductor is interrupted and is colloquially known as an inductive kickback.
As previously stated, an EDC can be made up of a single device, a series of
devices, or any combination of device types in parallel. This EDC can be installed into a
unidirectional circuit or bidirectional circuit, as seen in Figure 3.13 and Figure 3.14
respectively. The following discussion will focus on the operating challenges faced by an
EDC, what energy dissipation device types are best suited for SSCBs, and how the




























Figure 3.14: Bidirectional Solid-State Switch Circuit with Installed Energy Dissipation
Circuit
3.4.1 Inductive Transient
Since all real world circuits have some inherent inductance, if not purposefully
installed, the likely-hood of inductive transient occurring is high. This being the major
operating challenge faced by an EDC. An inductive transient can also be considered a
high voltage pulse, because current through an inductor can not change instantaneously.
This can be demonstrated using the voltage and current equations of an inductor,











When a switch is opened under power with an inductive load attached, the current
in the inductor would have to change to zero Amperes in zero seconds. Using Equation
3.18, the derivative of the current, di/dt, would be considered undefined or infinite. This
would lead to the conclusion that there would be infinite voltage across the inductor,
which cannot exist.
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Since it has been determined that the current in an inductor cannot change
instantaneously, this means an inductor is a stored energy device. This conclusion can be
seen with the energy equation of an inductor, Equation 3.20 [3]. Since the inductance, (L,
Henry), is a constant and the current, (I, Ampere), is greater than zero at the time of






The resultant energy stored in the inductor is a product of the magnetic flux
density, (B). Using the previous energy equation, Equation 3.20, and a series of
conversions, this can be demonstrated.
By using a solenoid as a representation of an inductor, in Equation 3.21 [76]. The
magnetic flux of a solenoid or inductor, (Φ), is equal to the magnetic constant, (µ0), the
number of turns, (N), the current in the inductor, (i), and the cross-sectional area of the





Combining the previous magnetic flux equation, Equation 3.21, with the definition
of inductance, Equation 3.22 [76]. Where inductance, (L), is equal to the number of turns
in the inductor, (N), and the magnetic flux of the inductor, (Φ), over the current in the










Using the definition of magnetic flux density, Equation 3.23 [76]. Where the
magnetic flux density, (B), is equal to the magnetic constant, (µ0), the number of turns in
the inductor, (N), and the current in the inductor, (i), over the length of the inductor, (l).
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Equation 3.23, can be rearranged to solve for current and substituted in the previous









A simplification of the substituted energy equation can be seen in Equation 3.24.
In this equation the only attribute that varies in time is the magnetic flux density, (B).
The magnetic constant, (µ0), the cross-sectional area, (A), and the length of the inductor,



















Having demonstrated the assumption that an inductor is an energy storage device
and that the current of the inductor will not change instantly, this leads to the importance
of an EDC.
More simply put, when any switch is opened under power with an inductive load,
the inductor will generate a high potential across the switch. If a mechanical switch is
being used this high voltage peak can cause a breakdown in the atmosphere and result in
an electrical arc. If a solid-state switch is being used without an EDC the resultant high
voltage peak will most likely damage the device rendering the switch inoperable.
3.4.2 Energy Dissipation Device
There are several devices capable of dissipating energy in a circuit each with their
own advantages and disadvantages. Some options include MOVs, transient voltage
suppressor diodes (TVS diodes), gas discharge tubes (GDTs), and thyristors. These
options can be broken down into two distinct groups: clamping devices and crowbar
devices.
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A voltage clamping device is fully conducting at a fixed voltage magnitude. This
attribute caps the voltage in the branch preventing any over voltage failures from
occurring. A voltage crowbar device is similar to a clamping device in that there is a
voltage level at which it is triggered, but does not hold or maintain the voltage at that
level. It instead drives the voltage lower once triggered, usually to zero. This means power
must be removed to stop the crowbar device from conducting.
When comparing performance, voltage clamping devices have faster response times
over crowbar devices but are more limited in current conduction. This limitation is due to
most of the energy of the transient is dissipated by the clamping device. This energy
dissipation attribute is ideally suited for SSCB applications. Out of these two distinct
groups, voltage clamping devices are better suited overall for SSCB applications.
3.4.2.1 Clamping Device Comparison
The voltage clamping devices under consideration are MOVs and TVS diodes.
These devices are capable of withstanding the peak current transients that occur during
SSCB operations. MOVs, also known as a metal-oxide varistors exhibit high resistance at
low voltages that decrease as voltage across the device raises. TVS diodes, also known as
a transient voltage suppressor diodes are similar to zener diodes in that they have a sharp
operating knee, but are specifically designed and tested for voltage suppression.
When comparing voltage clamping devices some key characteristics are the voltage
level at which the device starts conducting, the voltage level it is fully conducting, and the
peak current capability. Other characteristics to consider are the reaction time and energy
dissipation capacity, though these tend to be supplemental due to the voltage and current
levels being more limiting.
The voltage level at which a clamping device is fully conducting is known as the
clamp voltage. In MOVs it is abbreviated as VC . In TVS diodes it is abbreviated as VCL.
The maximum voltage level a MOV can withstand without conducting is the VM voltage
and in TVS diodes it is known as the sustained operating voltage or VSO. In between
these two points is a voltage level at which a clamping device starts the bulk of its
conduction. This mid-range voltage level is known as the breakover voltage. In MOVs the
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breakover voltage is abbreviated as VNOM . In TVS diodes the breakover voltage is
abbreviated as VBR.
The comparison of these clamping devices was conducted in two operations. First
being a side by side comparison of all attributes centered around a common clamp voltage
limit. Followed by an in depth view of the activation range of the same devices via a
simulated circuit.
3.4.2.1.1 Voltage Clamping Attributes
Comparing the different clamping devices was completed by choosing a common
clamp voltage limit. Determining this common clamp voltage limit, (Vclamp, V ), was
completed by using the standoff voltage limit of the solid state switch, (VDS , V ), plus
twenty percent due to overshoot. This calculation can be seen in Equation 3.25. As
previously noted, the clamp voltage limit may not be achievable with a single device and a
series of devices may be necessary.
Vclamp = VDS + VDS × 0.2 [V ]
1440V = 1200V + 240V
(3.25)
A specific MOV model was chosen with a clamp voltage, (VC , V ), exceeding the
previously defined common clamp voltage limit. Each of the relevant attributes of this
MOV are displayed in Table 3.1, including the peak current limit, (IPK , A).
Designation Model VM(DC) VNOM,MIN VNOM,MAX VC IPK
(V ) (V ) (V ) (V ) (A)
MOV V575LA40A 730 805 1000 1500 50
Table 3.1: MOV Device Ratings and Specifications
Based on the above MOV clamp voltage, VC , a specific TVS diode model was
chosen. This model required two devices to be in series to match the specific clamp
voltage limit. Each of the relevant attributes of this individual TVS diode model as well
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as the resultant series combination are displayed in Table 3.2. Included in this table as
well are the peak pulse current limits, (IPP , A).
Designation Model VSO VBR,MIN VBR,MAX VCL IPP
(V ) (V ) (V ) (V ) (A)
TVS
AK10-530C 530 560 619 750 10,000
(qty. 2 in series) 1060 1120 1238 1500 10,000
Table 3.2: TVS Diode Device Ratings and Specifications
In Table 3.1, in can be seen that the maximum standoff voltage of the MOV, VM ,
is below the normal operating voltage of 1000V being considered in this thesis. This
means that the MOV would be conducting during normal operations. Having the EDC
continually conducting would drastically reduce the efficiency of the SSCB as a whole.
As can be seen in Table 3.2 the pulse peak current, IPP , of the TVS diode far
exceeds that of the MOV. This affords an EDC built with TVS diodes far greater
capability in transient suppression.
Finally, it can be seen that the MOV activation range, as defined by Equation
3.26, is nearly twice the size of the TVS diode series combination activation range.
Specifically the MOV EDC activation range spans 770V when compared to the TVS diode
EDC, which spans just 440V . Further comparison the activation range will be completed
in the following sub-section, 3.4.2.1.2: Voltage Clamping Activation Range.
Vactive,MOV = VC − VM(DC) [V ]
Vactive,TV S = VCL − VSO [V ]
(3.26)
3.4.2.1.2 Voltage Clamping Activation Range
The TVS diode EDC has a sharper activation knee, this can be more clearly seen
in Figure 3.15. In this figure the full range of each of EDC is shown side-by-side with a
more detailed view of the activation range. In Figure 3.15a, the voltage axis is from 0V to
2000V , well above the rated clamping voltage of 1500V . In Figure 3.15b, the same data is
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displayed but, the voltage and current axes are limited to show a more detailed view of
the activation range. Here, the sharp knee of the TVS diode EDC can be seen.















MOV vs TVS I-V Curves
MOV
TVS
(a) MOV vs. TVS Diode Full Range















MOV vs TVS I-V Curves
MOV
TVS
(b) MOV vs. TVS Diode Activation Range
Figure 3.15: MOV and TVS Diode I-V Curve Comparison
These results yield that TVS diodes EDC warrant more investigation into specific
models. This investigation will be completed in Chapter 4.5.3 Simulation Setup and Test,
using the criteria described in the following sub-sections 3.4.3: Selection Criteria and
3.4.4: Comparison Criteria.
The above current-voltage (I-V) curves were achieved using simulated circuits in
LTspice, as seen in Figure 3.16 and Figure 3.17. In these test circuits, a DC voltage source
was swept from 0V to 2000V at 1V increments. The clamping device was placed in series
with the voltage source and a resistive load of 1Ω. The load only affects the final current










.dc V_source {Vstart} {Vstop} {Vinc}
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-3 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOV\laseries1_temp.lib
.param Vstart = 0
.param Vstop = 2000
.param Vinc = 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\MOV_IV.asc  --- 













.dc V_source {Vstart} {Vstop} {Vinc}
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-3 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
.param Vstart = 0
.param Vstop = 2000
.param Vinc = 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\TVS_IV.asc  --- 
Figure 3.17: TVS Diode I-V Curve Circuit Simulations with Littelfuse AK10530C
LTspice produces a “.raw” file, which contains arrays of voltages at each node and
arrays of currents of each component. These voltage and current arrays are associated
with an included time array. This “.raw” file was exported as a plain text file and
imported in MATLAB. In MATLAB the voltage difference from the input node and
output node was used as the x-axis. Whereas the current into each clamping device was
used as the y-axis. The result of this process can be seen in Figure 3.15.
3.4.3 Selection Criteria
The following sections will describe the criteria to be used in the selection process
between TVS diodes. A single TVS diode can not achieve the necessary stand off voltage
limit for the purposes of this thesis. Therefore, series combinations of TVS diodes will be
considered to achieve the necessary withstand voltage limit. Many TVS diodes have
higher than necessary peak current limits for the purposes of this thesis. Therefore, there
is no need for parallel combinations within the EDC with respect to this thesis, though
this capability does exist.
The selection process can be seen in Figure 3.18. As depicted the process will be
used to down select between TVS diodes that are readily available from electronic
component distributors. After which a series of simulations will be completed using the










































Figure 3.18: Energy Dissipation Circuit Device Selection Flowchart
3.4.3.1 Pulse Peak Current
Since parallel branches within the EDC will not be considered, the first criteria
used for down selection would be the pulse peak current, (IPP , A). The minimum pulse
peak current limit, (IPP,MIN , A), was derived by calculating the peak current during a
shorting event with a ratio of 10 and with an added margin of twenty percent of that peak





















The above derivation was completed using the input supply voltage, (Vinput, V ),
and the shorted resistance value, (Rshort, Ω). The derivation of the shorted resistance
value can be seen in Equation 3.28, where the load resistance, (Rload, Ω), is used in




Rshort = Rload × 0.1 [Ω]
3Ω = 30Ω × 0.1
(3.28)
In some cases the pulse peak current limit, (IPP , A), is not listed on the
manufacturer provided data sheet. In these select cases the following equations will be
used to determine the pulse peak current limit. Equation 3.29 will use the provided pulse
peak power limit, (PPP , kW ) and the clamp voltage limit, (VCL, V ). If no clamp voltage
limit is provided then the maximum break over voltage, (VBR,MAX , V ), will be used as









3.4.3.2 Series Number of Devices
Determining the number of devices in series necessary for the EDC to achieve the
minimum desired stand off voltage can be achieved using Equation 3.31. Wherein the
input supply voltage, (Vinput, V ) is divided by the stand off voltage limit, (VSO, V ), of the
device resulting in an integer rounded up to the nearest whole number, (nEDC). The
number of allowable devices in series will be limited to no more than 25. This will reduce







If there is no stand off voltage limit listed on the manufacturer’s data sheet then
Equation 3.32 will be used. Here the stand off voltage of the solid state switch, (VDS , V ),
which is greater than the input supply voltage, is divided by the break over voltage limit,





3.4.3.3 Clamping Voltage Limit of the EDC
The next step in down selection would be to calculate the clamping voltage of the
EDC and limit all candidates that exceed the allowable clamping voltage limit. This limit
was previously defined as 1440V using Equation 3.25. The clamping voltage of the entire
circuit, (VCL,EDC , V ), can be determined using the required number of devices in series,
(nEDC), and the individual clamping limit, (VCL, V ) as seen in Equation 3.33.
VCL,EDC = VCL × nEDC [V ] (3.33)
The previously defined allowable clamping voltage limit of 1440V accounted for an
overshoot of twenty percent. This limit may be to restricting and a more lenient voltage
overshoot of thirty percent may need to be considered, resulting in a maximum allowable
clamping voltage limit of 1560V , as seen in Equation 3.34. If a decision is made to use
this new maximum limit the body-diode standoff voltage must be taken into
consideration. If the clamping voltage limit is too high, then the body-diode will become
reversed biased and conduct current. This will bypass the EDC branch all together,
putting equipment and personnel at risk.
Vclamp,MAX = VDS + VDS × 0.3 [V ]
1560V = 1200V + 360V
(3.34)
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3.4.3.4 Modeling of the EDC
Finally, the selection pool of devices will be surveyed for available SPICE models.
These device models will be used in the simulation phase of this thesis. If no SPICE
model is available for a particular device it will be removed from consideration.
Additionally, any duplicate models that may have arisen due to manufacturer model
numbering intricacies will also be removed from the selection pool.
3.4.3.5 Additional Attributes of the EDC
The operating limits of the whole EDC can be determined using individual device
characteristics in conjunction with the number of required devices in series, (nEDC).
These limits include the stand off voltage (VSO,EDC , V ), the minimum break over voltage
(VBR,MIN,EDC , V ), and the maximum break over voltage (VBR,MAX,EDC , V ). Using
Equation 3.35, Equation 3.36, and Equation 3.37 respectively.
VSO,EDC = VSO × nEDC [V ] (3.35)
VBR,EDC,MIN = VBR,MIN × nEDC [V ] (3.36)
VBR,EDC,MAX = VBR,MAX × nEDC [V ] (3.37)
3.4.4 Comparison Criteria
Once a final selection pool has been determined a set of comparison criteria will
applied. This comparison criteria will take into account the total cost of the EDC, cost
per power capacity of individual devices, the activation range of the EDC, as well as the
clamping performance of the EDC as a whole. In regards to the listed comparison criteria:
a lower total cost of the EDC, lower cost per power capacity, and a narrow activation
region is desirable. Additionally, quicker response times and higher energy absorption
after transients would be signs of a well performing EDC.
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3.4.4.1 Cost
The total cost of the EDC, (Pricetotal, $), will be determined using the number of
devices required in series, (nEDC), and the cost of an individual device, (Priceunit, $).
Equation 3.38 displays this determination.
Pricetotal = nEDC × Priceunit [$] (3.38)
3.4.4.2 Power
The cost per power capacity, (Pricewatt, $/kW ), can be determined by applying
Equation 3.39. Here the cost an individual device, (Priceunit, $), is divided by the peak
pulse power limit. The peak pulse power limit, (PPP , kW ), used would be provided on the
manufacturer data sheet.
Pricewatt = Priceunit/PPP [$/kW ] (3.39)
If the pulse peak power limit, PPP , is not listed on the manufacturer provided data
sheet, it will be determined by Equation 3.40. Here the pulse peak current limit, IPP , and
the individual device clamp voltage limit, (VCL, V ), is used in conjunction with the power
law equation from Chapter 1.3, Equation 1.3.
PPP,calculated = IPP × VCL [kW ] (3.40)
3.4.4.3 Activation Range
Next, the voltage activation range of the EDC, (Vactive,EDC , V ), will be
determined as seen in Equation 3.41. This derivation will be completed using the
previously derived EDC voltage clamping limit in Equation 3.33 and EDC voltage stand
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off limit in Equation 3.35.
Vactive,EDC = VCL,EDC − VSO,EDC [V ] (3.41)
3.4.4.4 Clamping Performance
Finally, the simulated clamping performance of each EDC will be evaluated for
turn-on voltage, peak voltage, and the time duration between these values. Comparing
these voltage values to the derived EDC voltage limits will bring insight in to the accuracy
of the manufacturer reported data and the manufacturer provided simulation model. The
details of this comparison will be explained in Chapter 4.5.3 Simulation Setup and Test.
An additional aspect of comparison between the EDCs will be in terms of energy
absorption. This evaluation will be completed during a voltage clamping transient. If all
other aspects of the simulated circuit are equal, then the EDC with the highest energy
absorbed will provide more benefits in terms of switch circuit longevity.
3.4.4.5 Additional Attributes for Comparison
Another attribute to consider adjacent to the activation range is the breaking
voltage range. The voltage breaking range of the EDC, (Vbreak,EDC , V ), will be
determined as seen in Equation 3.42. This derivation will be completed using the
previously derived EDC maximum breaking voltage in Equation 3.37 and EDC minimum
breaking voltage in Equation 3.36.
Vbreak,EDC = VBR,MAX,EDC − VBR,MIN,EDC [V ] (3.42)
The aforementioned selection and comparison analysis will be completed in the
simulation phase of this thesis. As previously mentioned, the details of the application will
be explained in Chapter 4.5.3 Simulation Setup and Test.
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CHAPTER 4
SIMULATION SETUP AND TEST
The following simulations will fully realize the previously discussed analytical
reasoning. This will allow for the informed decision-making of primary components. The
simulation phase will be explained and applied to a unidirectional circuit as well as a
bidirectional circuit. Any limiting parameters will be explained as needed.
4.1 Solid-State Switch Simulation Format
A list of eleven solid-state switch models from six different manufacturers were
simulated. This list was generated from readily available solid-state switches from
electronic component distributors. The chosen solid-state switches had to meet the
minimum blocking voltage, (VDS , volt), set forth in the Introduction, Chapter 1.3.
Additionally, the group of devices had to possess similar on-state resistances, (RDS(ON),
mΩ).
In an attempt to diversify the field of solid-state switches to be simulated, JFETs,
MOSFETs, co-packaged cascode configurations of JFETs and MOSFETs, as well IGBTs
were simulated. The JFETs simulated were used as a benchmark of on-state resistance for
all other solid-state switches simulated. The complete list of simulated solid-state switch
models is shown below in Table 4.1 [72] [74] [85] [86] [87] [88] [89] [73] [90] [75] [91].
Designation Manufacturer Model Description
VDS/CE ID/C R(ON) TJ
(V ) (A) (mΩ) (◦C)
Device 1 Infineon IMW120R060M1H MOSFET 1200 36 60 175
Device 2 Littelfuse LSIC1MO120E0080 MOSFET 1200 39 80 150[2]
Device 3 Microchip MSCO80SMA120J MOSFET 1200 37 80 175
Device 4 Rohm SCT3080KLGC11 MOSFET 1200 31[1] 80 175
Device 5 United SiC UJ3N120070K3S JFET 1200 33.5 70 175
Device 6 United SiC UJ3C120080K3S Cascode 1200 33[1] 80 175
Device 7 United SiC UJ3C120070K3S Cascode 1200 34.5 70 175
Device 8 Wolfspeed C2M0080120D MOSFET 1200 36 80 150[2]
Device 9 Wolfspeed C3M0075120D MOSFET 1200 30[1] 75 150[2]
Device 10 Infineon IKW15N120BH6 IGBT 1200 30[1] 91.7[3] 175
Device 11 Infineon IKW15N120T2 IGBT 1200 30[1] 79.2[3] 175
Note 1: simulations will exceed stated manufacturer drain current limits at 25◦C
Note 2: simulations will exceed stated manufacturer junction temperature limits
Note 3: on-state resistance has been estimated using manufacturer provided data
Table 4.1: Solid-State Switch Primary Attributes
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The chosen devices will be simulated operating at an ambient temperature or case
temperature of 25◦C with various junction temperatures. The manufacturer stated
maximum junction temperature of each device is not the same. The chosen Littelfuse Inc.
model as well as the chosen Wolfspeed models have a junction temperature upper limit of
150◦C, which is in contrast to all other models chosen that have an upper limit of 175◦C.
To ensure consistent comparisons between the simulated operations, all models
will be simulated at the same temperatures regardless of manufacturers stated limits. The
results from the most limiting junction temperature will also be included in the results.
This will highlight any drastic changes in operation at higher operating temperatures and
will allow for a more informed component decision.
Along with operating temperatures, the chosen devices will be simulated operating
at various loads. These load values will drive the on-state currents, with a minimum of
10A and a maximum of 3313A. This chosen maximum exceeds some of the manufacturer
stated continuous on-state current limits. The following models will be simulated past
their stated limit for a portion of the data points collected: Device 4, Device 6, Device 9,
Device 10, and Device 11.
The discrete data points from the most limiting continuous on-state current
parameter will also be included in the results. This lower load point of 34Ω will have a
continuous on-state current of approximately 29.4A. This is less than the most limited
switch parameter of 30A of Device 9, Device 10, and Device 11. Much like with the
junction temperature, this will highlight any drastic changes in operation at higher drain
currents and will allow for a more informed component decision.
4.2 Switch Efficiency Simulation
The efficiency of each device was determined by using a combination of software,
being MATLAB and LTspice. MATLAB, which is a multi-paradigm numerical computing
environment and proprietary programming language developed by MathWorks, having
been the primary tool used for setup and calculations. LTspice, which is a SPICE-based
analog electronic circuit simulator computer software, produced by semiconductor
manufacturer Analog Devices, was used for simulation solving and data generation. The
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MATLAB code used for the simulations can be found in full in the Appendix C: Software
Code, along with all other software code written for this thesis.
All efficiency circuits whether unidirectional or bidirectional were simulated with
an input voltage of 1kV . The simulated load was purely resistive and iterated from 30Ω to
100Ω at 1Ω increments. Additionally, each load iteration cycle was simulated at four
junction temperatures being, -55◦C, 25◦C, 150◦C, and 175◦C. These temperatures
represent the low end limit, ambient, limited high end, and high end limit respectively of
most solid-state switch operating temperatures. The combination of load and temperature
iterations resulted in 284 data points for each solid-state switch simulated.
4.2.1 Simulation Setup Description
The simulation setup consisted of identifying and defining all script-able simulation
and SPICE circuit attributes. Some items were straight forward, such as, simulation run
time and static component values. Other items required a more nuanced approach, for
instance, junction temperature, (Tj). A variety of methods were required to control the
junction temperature of each solid-state switch model, depending on the manufacturer.
Some manufacturer provided SPICE models allowed for the direct control of the
junction temperature, (Tj). This was completed by either a direct parameter input or by
an input voltage pin. Using an independent voltage source connected to the input pin, as
directed by the manufacturer data sheet, the output voltage of that source would directly
correlate to the desired temperature. Those provided models included: Device 1, Device 2,
Device 3, Device 8, Device 9, Device 10, and Device 11.
Device 4 was not provided a SPICE model with direct control via an input pin,
but rather allowed the model file to be edited to control the junction temperature, (Tj).
This was accomplished by using MATLAB to open the model file, which was in plain text
format, edit the temperature parameter and then run the simulation for each desired
temperature point.
Manufacturers for Device 5, Device 6, and Device 7 also did not provide a SPICE
model with direct control via an input pin nor did they provide a direct text input option
into the model file. Instead, the on-resistance was modified to achieve each junction
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temperature. First, the normalized on-resistance, (RDS(ON)), versus junction temperature,
(Tj), profile from the manufacturer provided data sheet was approximated. This
approximation was used to generate corresponding on-resistances from the desired
junction temperature. Then the plain text SPICE model file was edited via MATLAB,
similar to how it was accomplished with the Device 4 SPICE model. The manufacturer
provided data sheet temperature profiles can be seen in Figures 4.1a, 4.1b, and 4.1c, with
the corresponding approximation in Figure 4.1d. The same approximation profile was
used for each SPICE model of Device 5, Device 6, and Device 7. Generating more defined
temperature profiles for each of the switch models would be an appropriate subject matter
for future work.
(a) Device 5 at VGS = 0V and ID = 10A (b) Device 6 at VGS = 12V and ID = 20A
(c) Device 7 at VGS = 12V and ID = 20A




























(d) On-State Resistance versus Junction Tem-
perature Generated Approximation
Figure 4.1: Normalized On-State Resistance vs. Junction Temperatures
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4.2.2 SPICE Circuit Description
The SPICE circuit section of MATLAB code consisted of defining components in a
nodal matrix, called a netlist [92]. During each simulation MATLAB would open the
SPICE netlist file, edit the file accordingly, and then run the simulation. The simulation
was completed by LTspice, but the initiation of the simulation was controlled by
MATLAB. The data was later collected by MATLAB via an import tool. This process
will be covered in more detail below in the Calculation Description Subsection.
Ensuring each simulation circuit netlist was editable by MATLAB was key to the
script-able attribute of the software code. This allowed for the iteration of load values and
junction temperatures, as well as allowing for future work in optimization which will be
covered in more detail in Conclusions, Chapter 6.6. An example of the resultant circuit
created from one of the simulated circuit netlists can be seen in Figure 4.2. This example
is of the Device 9 unidirectional efficiency simulation and which can be found in full in the
Appendix B: Schematics, along with all other generated simulation circuits for this thesis.
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\SwitchEfficiency\SSCB_uni_Wolf.asc  --- 
Figure 4.2: Unidirectional Efficiency of Device 9
In addition to the defining the component values of the simulated circuit,
attributes controlling how LTspice solved the circuit were also defined. These modified
options remained consistent between all simulated circuits. Below is listed all options that
were changed from a default state, what their purpose is, what their original value was,
and their newly defined value. All of these values were changed to help with convergence,
reduce simulation time duration, or ensure the completion of the simulation. Available
future work would be to define the accuracy options more closely to the default values.
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 Numerical Integration Options
• METHOD: selects the numerical integration formula; the default is the
second-order trapezoidal method.
− METHOD = GEAR
• CHGTOL: the absolute charge tolerance at any time point; the default is
1× 10−14C.
− CHGTOL = 1× 10−10
 Linear Equation Options
• GMIN: defines the minimum conductance connected in parallel to a pn
junction; the default is 1× 10−12mho.
− GMIN = 1× 10−7
 Nonlinear Solution Options
• ABSTOL: represents the absolute current tolerance. The smallest current that
can be monitored is equal to value; the default is 1× 10−12A.
− ABSTOL = 1× 10−6
• RELTOL: defines the relative error tolerance within which voltages and device
currents are required to converge; the default is 1× 10−3.
− RELTOL = 1× 10−2
• VNTOL: the absolute voltage tolerance. It represents the smallest observable
voltage; the default is 1× 10−6V .
− VNTOL = 1× 10−4
• ITL1: sets the maximum number of iterations used for the DC solution; the
default is 100.
− ITL1 = 200
• ITL2: sets the number of iterations allowed for any new source value; the
default is 50.
− ITL2 = 100
• ITL4: sets an upper limit to the number of iterations performed at a time point
before it is rejected and the time step reduced by 8; the default is 10.
− ITL4 = 20
• ITL6: represents both a flag for source ramping in a DC solution and the
maximum number of iterations allowed for each stepped value of the supplies;
the default is 25.
− ITL6 = 50
Again, all of the options modified were for the purpose of assisting the solver
complete the simulation in a timely manner. Some of the options have reduced the overall
accuracy of the results. Not all simulated circuits required these options over all
temperature ranges, or at all. In an effort to maintain any inaccuracies relative, the same
options were used across the testing pool.
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4.2.3 Simulation Switch Settings
When simulating each of the solid-state switches, besides the simulation options,
four attributes were key to ensuring the simulation was completed over the entire load
range for each junction temperature. The gate-to-source voltage (VGS ,V ) or in the case of
IGBTs the gate-to-emitter voltage (VGE ,V ), external gate resistance (RG,ext,Ω), rise time
(tr,ns), and fall time (tf ,ns) all played a role in ensuring the simulation was completed in
a timely manner. These attributes were commonly, but not always, defined in the
manufacturer’s data sheet. The following tables will list the typical and maximum values
if they were defined. Also, if present any testing conditions will be listed. As a reminder,
solid-state switch models with recommended external gate resistance of 0Ω had no
external gate resistance installed.
The simulations conducted in this thesis fall out of typical conditions, therefore
some of these attributes required adjusting. At any point the attributes were adjusted a
comment was made as to reasoning or thought process. It is worth noting that the
independent voltage source applied to the gate pin, also known as the gate-to-source
voltage, had the largest affect on operation and efficiency. Just by raising this voltage one
could artificially boost efficiency, so it was key to maintain this voltage as close to typical
as possible.
4.2.3.1 Device 1
A negative gate voltage was used to further drive the off-state of the switch in
both the unidirectional and bidirectional circuit. This setting was only necessary in the
highest junction temperature range of 175◦C. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.2.
Device 1 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) 0/+15...18 -7/+23 0/+18 -0.1/+18 -0.1/+18
RG,ext(Ω) - - 2 2 2
tr(ns) 17 - - 17 17
tf (ns) 12 - - 12 12
Table 4.2: Device 1 Switch Settings [86]
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4.2.3.2 Device 2
No changes from the manufacturer’s testing condition were necessary to operate
this switch in the unidirectional configuration over the entire load range for each junction
temperature. The bidirectional circuit required a deviation from the recommended
external gate resistance value. During simulation, LTspice would error citing an issue with
the time step size being too small. Reducing the external gate resistance of both switches
prevented this error from occurring. Reducing this resistance changed the charging time
constant of the switch. Changing this time constant has no impact on the steady state
operation of the switch. Each of the settings used, including the manufacturer’s
recommended values can be seen in Table 4.3.
Device 2 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) -5/+20 -6/+22 -5/20 -5/+20 -5/+20
RG,ext(Ω) - - 2 2 1.9
tr(ns) 10 - - 10 10
tf (ns) 6 - - 6 6
Table 4.3: Device 2 Switch Settings [87]
4.2.3.3 Device 3
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
unidirectional or bidirectional circuit. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.4.
Device 3 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) - -10/+23 -5/+20 -5/+20 -5/+20
RG,ext(Ω) - - 4 4 4
tr(ns) 4 - - 4 4
tf (ns) 15 - - 15 15
Table 4.4: Device 3 Switch Settings [88]
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4.2.3.4 Device 4
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
unidirectional or bidirectional circuit. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.5.
Device 4GC11 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) 0/+18 -4/+22 0/+18 0/+18 0/+18
RG,ext(Ω) - - 0 0 0
tr(ns) 15 - - 15 15
tf (ns) 24 - - 24 24
Table 4.5: Device 4 Switch Settings [89]
4.2.3.5 Device 5
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
unidirectional or bidirectional circuit. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.6.
Device 5 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) - -20/+3 -18/0 -18/0 -18/0
RG,ext(Ω) - - 1 1 1
tr(ns) 25 - - 25 25
tf (ns) 39 - - 39 39
Table 4.6: Device 5 Switch Settings [72]
4.2.3.6 Device 6
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
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unidirectional or bidirectional circuit. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.7.
Device 6 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) -5/+15 -25/+25 -5/+15 -5/+15 -5/+15
RG,ext(Ω) - - 1/20
[1] 1 1
tr(ns) 14 - - 14 14
tf (ns) 14 - - 14 14
Note 1: Manufacturer Test Conditions listed Turn-on RG,ext as 1Ω and Turn-off RG,ext as 20Ω.
Table 4.7: Device 6 Switch Settings [74]
4.2.3.7 Device 7
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
unidirectional or bidirectional circuit. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.8.
Device 7 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) -5/+15 -25/+25 -5/+15 -5/+15 -5/+15
RG,ext(Ω) - - 1/22
[1] 1 1
tr(ns) 17 - - 17 17
tf (ns) 9 - - 9 9
Note 1: Manufacturer Test Conditions listed Turn-on RG,ext as 1Ω and Turn-off RG,ext as 22Ω.
Table 4.8: Device 7 Switch Settings [85]
4.2.3.8 Device 8
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
unidirectional or bidirectional circuit. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.9.
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Device 8 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) -5/+20 -10/25 -5/+20 -5/+20 -5/+20
RG,ext(Ω) - - 2.5 2.5 2.5
tr(ns) 22 - - 22 22
tf (ns) 14 - - 14 14
Table 4.9: Device 8 Switch Settings [73]
4.2.3.9 Device 9
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
unidirectional or bidirectional circuit. It is worth noting that almost all relaxed simulation
options were driven from this one switch configuration. The bidirectional circuit had the
longest simulation completion time out of the entire selection pool, by several orders of
magnitude. The simulation duration could be shortened by increasing the gate voltage.
Doing so however would artificially boost the efficiency of the circuit. This switch
simulation would be a prime candidate for future work. Each of the settings used,
including the manufacturer’s recommended values can be seen in Table 4.10.
Device 9 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGS(V ) -4/+15 -8/+19 -4/+15 -4/+15 -4/+15
RG,ext(Ω) - - 0 0 0
tr(ns) 17 - - 17 17
tf (ns) 13 - - 13 13
Table 4.10: Device 9 Switch Settings [90]
4.2.3.10 Device 10
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
unidirectional or bidirectional circuit. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.11.
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Device 10 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGE(V ) - -20/+20 0/+15 0/+15 0/+15
RG,ext(Ω) - - 22 22 22
tr(ns) 29 - - 29 29
tf (ns) 25 - - 25 25
Table 4.11: Device 10 Switch Settings [75]
4.2.3.11 Device 11
No changes from the manufacturer’s testing condition were necessary to operate
this switch over the entire load range for each junction temperature in either the
unidirectional or bidirectional circuit. Each of the settings used, including the
manufacturer’s recommended values can be seen in Table 4.12.
Device 11 Typical Max
Manufacturer Unidirectional Bidirectional
Test Conditions Simulation Simulation
VGE(V ) - -20/+20 0/+15 0/+15 0/+15
RG,ext(Ω) - - 41.8 41.8 41.8
tr(ns) 25 - - 25 25
tf (ns) 95 - - 95 95
Table 4.12: Device 11 Switch Settings [91]
4.2.4 Calculation Description
LTspice is capable of performing calculations internal to it’s own environment and
producing waveforms that are exportable as an enhanced windows media file, also known
as a “.emf” file. Though for the purposes of this thesis, MATLAB’s environment was
more flexible and robust. The data collection and calculation portion of the MATLAB
code included using the function, “LTspice2Matlab” to import the “.raw” data file from
each LTspice simulation. However, LTspice was used to ensure expected operation of each
circuit configuration over the full range of testing conditions.
This assurance was completed with a cursory view of the LTspice waveforms. This
included looking for any abnormalities in the output voltage, such as early turn off. An
example of the output voltage waveforms that were reviewed can be seen in Figure 4.3.
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This example is from the Device 9 bidirectional efficiency simulation of all 284 operating
conditions at the turn-on moment of the switch, specifically 500ms. As can be seen in
Figure 4.3, discerning between operating conditions or generating discrete points would be
difficult, thus reiterating the necessity to import the waveform data into MATLAB.














 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\SwitchEfficiency\SSCB_bi_Wolf.raw  --- 
Figure 4.3: Device 9 Bidirectional Efficiency Simulation Output Voltage Example Waveform
at Switch Turn-On with 284 Testing Conditions Displayed
The imported “.raw” data file contains a list of arrays for each node in the circuit.
These arrays contain voltage and current data for each instance in the associated time
array. Once the data was imported, the component transient data was synced with the
time array. Then the data from the desired time span was used to calculate efficiency. A
for-loop was used to capture only the desired data after the switch transient had subsided.
This was key to ensuring and accurate calculation of average power, as well as using the
“nanmean” function to ignore any data points that were corrupted. The length of the
time span could be adjusted in the previously mentioned setup portion of the code. For
the efficiency simulations the averaging started at 0.9s, or 0.4s after the turn-on transient
occurred. The specific calculation processes used were covered in detail in previous
chapter, Analysis and Design, Chapter: 3.4.4.5.
83
4.3 Thermal
Determining the thermal characteristic relationship of each switch model required
the application of Equation 3.10 from Chapter 3.4.4.5 Analysis and Design. This was
completed for a worst-case design, which required the maximum junction temperature, the
maximum ambient temperature, the maximum operating voltage, and the maximum
on-state current. As previously mentioned in the subsection 4.1 Solid-State Switch
Simulation Format, not all simulated models have the same manufacturer stated junction
temperature limit and drain current limit.
Therefore, to ensure a fair comparison between solid-state switches, all models will
be simulated twice, just as with the switch efficiency simulations. First being at the
highest junction temperatures and drain currents and again at the more limited testing
parameters. The maximum testing parameters were 175◦C for the junction temperature,
25◦C for the ambient temperature, 1kV for the operating voltage, and 3313A for the
on-state current.
The following models have a more limited junction temperature maximum of
150◦C: Device 2, Device 8, and Device 9. As well as, the following models have a more
limiting on-state continuous current limit: Device 4, Device 6, Device 9, Device 10, and
Device 11. Due to these limitations a more restrictive set of testing parameters were
prescribed. These included a junction temperature of 150◦C and a on-state current of
29.412A with all other parameters unchanged.
The simulated power dissipation of each of the solid-state switch models was
determined by using Equation 3.11 from Chapter 3.4.4.5 Analysis and Design. The results
from this calculation can be seen in Table 4.13. The on-resistance, (R(ON)), of each model
was surveyed from the manufacturer provided datasheets or estimated in the case of
IGBTs. The maximum on-state current value, also considered the maximum drain current
(ID), or the maximum collector current (IC), used in this calculation was derived from a
simple Ohm’s law calculation, Equation 1.2. The maximum input voltage, (1kV ), was




(mΩ) (A) (W )
Device 1 60 33.333 66.667
Device 2 80 33.333 88.889
Device 3 80 33.333 88.889
Device 4 80 33.333 88.889
Device 5 70 33.333 78.333
Device 6 80 33.333 88.889
Device 7 70 33.333 77.778
Device 8 80 33.333 88.889
Device 9 75 33.333 83.333
Device 10 91.7 33.333 101.889
Device 11 79.2 33.333 88.000
Table 4.13: Solid-State Switch Dissipated Power
As previously mentioned, some of the chosen solid-state switches will be simulated
beyond the manufacturer’s recommended junction temperature limits and drain current
limits. To ensure a fair comparison a separate table of dissipated power results was
generated at the lower operating limits, Table 4.14. Again, the maximum on-state current
value used in this calculation was derived from a simple Ohm’s law calculation, Equation
1.2. The maximum input voltage, (1kV ), was divided by the minimum load resistance,
(34Ω). The results from the more limited testing parameters will be used generate a
separate less limiting thermal resistance and will be included in the decision-making
process. This will highlight any drastic changes in operation at higher operating




(mΩ) (A) (W )
Device 1 60 29.412 51.9031
Device 2 80 29.412 69.2042
Device 3 80 29.412 69.2042
Device 4 80 29.412 69.2042
Device 5 70 29.412 60.9862
Device 6 80 29.412 69.2042
Device 7 70 29.412 60.5536
Device 8 80 29.412 69.2042
Device 9 75 29.412 64.8789
Device 10 80 29.412 79.3253
Device 11 75 29.412 68.5121
Table 4.14: Solid-State Switch Dissipated Power with Limited Parameters
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Calculating the thermal resistance from the component case to the attached heat
sink entails applying Equation 3.12. Which in turn requires calculating the surface area of
each package type as well as gathering information from manufacturers of TIM. The
TO-247 and SOT-227 package type dimensions used for the surface area calculations were
surveyed from the manufacturer datasheets of the Device 9 and Device 3 respectively [90]
[88]. The readily available TIM differs between package types, therefore so does the
thermal impedance used in the calculation of thermal resistance. For all models using the
SOT-227 package type the simulated TIM will be Wakefield-vette’s “ulTIMiFlux
Dielectric Phase Change Thermal Material”, with a thermal impedance of
0.107◦C − in2/W at 100 PSI [93]. For all models using the TO-247 package type the
simulated TIM will be Ohmite’s “Thermal Interface Material for Heatsinkable Devices”,
with a thermal impedance of 0.18K − cm2/W at 101 PSI [94].
Package
Length[1] Width[1] Surface Area Thermal Impedance Rθ,cs
(mm) (mm) (cm2) (◦C − cm2/W ) (◦C/W )
SOT-227 38.1 25.3 97.35 0.6903[2] 0.007091
TO-247 20.95 15.94 33.39 0.18[3] 0.005391
Note 1: values are the average of the provided minimum and maximum
Note 2: value converted from ◦C − in2/W
Note 3: value converted from K − cm2/W
Table 4.15: Thermal Resistance of Case to Heat Sink
Deriving the thermal resistance from the heat sink to ambient (Rθ,sa), required
applying Equation 3.10. This application was completed using MATLAB’s system of
equation solve function. The system of equations were setup with constant attributes
between each model being maximum on-state current, junction temperature, ambient
temperature, and thermal resistance from case to heat sink. The variable attributes for
each solid-state switch model being the power dissipated, drain to source resistance, and
the thermal resistance from junction to case.
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4.4 Simulation Failures
Though careful attention was paid to the simulation solve options, these alone
were not able to ensure the timely function of every model over the entire operating range.
For instance, the ON Semiconductor: NVHL080N120SC1 in a bidirectional circuit
configuration failed to complete a full data set within 24 hours.
An investigation into decreasing the simulation duration was completed. This led
to increasing the gate voltage to the maximum limit. As previously stated, this artificially
adjusts the efficiency more favorably. Therefore, this model was dropped from
consideration, until a more elegant solution can be found.
4.5 Energy Dissipation Circuit Format
A selection pool of devices was generated from readily available TVS diodes at
electronic component distributors. The down selection criteria developed previously in
Chapter 3.4.4.5 Section 3.4.3 as displayed in Table 4.16. This criteria will be applied to
this substantial list as depicted in Figure 3.18. The result of this down selection process
will be a manageable list of devices for comparison.
IPP,MIN nEDC
Vclamp,MIN Vclamp,MAX SPICE
(A) (V ) (V )
Criteria ≥400 ≤25 ≤1440 ≤1560 YES
Table 4.16: TVS Diode Selection Criteria Values
The comparison of each EDC will have two main sections: those attributes that
require simulation and those that do not. Of the comparisons requiring simulation a
detailed explanation will be covered in how the data was collected and processed.
Additionally, any failures of EDCs that occurred in the comparison process will be
reviewed in subsection 4.5.3 Simulation Failures.
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4.5.1 Device Selection
The TVS diode selection pool originated with over 1440 different available devices.
After applying the minimum peak pulse current limit, IPP,MIN , the list of devices was
reduced to 1187. The next selection criteria to be applied was the limit of devices in
series, nEDC . This resulted in a pool of 271 devices. None of the remaining devices meet
the more limiting allowable clamping voltage, Vclamp,MIN . Instead, the less restrictive
maximum, Vclamp,MAX , was applied resulting in 18 devices. Of these devices only 11 had
an available SPICE model provided by the manufacturer. Finally, a duplicate model
review was completed resulting in a comparison pool of 8 devices. The complete list of





TVS 1 AK10-170C Littelfuse Inc 10000 6 1560
TVS 2 AK10-380C Littelfuse Inc 10000 3 1560
TVS 3 AK10-530C Littelfuse Inc 10000 2 1500
TVS 4 AK3-380C Littelfuse Inc 3000 3 1560
TVS 5 AK6-170C Littelfuse Inc 6000 6 1560
TVS 6 AK6-380C-Y Littelfuse Inc 6000 3 1560
TVS 7 PTVS10-380C-TH Bourns Inc. 10000 3 1560
TVS 8 PTVS3-380C-TH Bourns Inc. 3000 3 1560
Table 4.17: Energy Dissipation Circuit Ratings and Specifications
4.5.2 Device Comparison
Most of the EDC comparisons can be completed using the manufacturer provided
data sheet information as listed below in Table 4.18. These comparisons include the total
cost of the EDC, cost per power capacity of individual devices, and the activation range of
the EDC. The results of these comparisons are detailed in the next chapter, Results
Chapter 5.2.4. However, quantifying the clamping performance of the EDC as a whole will
require simulating the devices in an example circuit.
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Designation
VSO VBR,MIN VBR,MAX VCL IPP PPP Priceunit
(V ) (V ) (V ) (V ) (A) (kW ) ($)
TVS 1 170 180 220 260 10000 2600 57.75
TVS 2 380 401 443 520 10000 5200 100.75
TVS 3 530 560 619 750 10000 7500 142.00
TVS 4 380 401 443 520 3000 1560 50.12
TVS 5 170 180 220 260 6000 1560 47.06
TVS 6 380 401 443 520 6000 3120 77.60
TVS 7 380 401 442 520 10000 5200 93.26
TVS 8 380 401 443 520 3000 1560 46.41
Table 4.18: TVS Diode Device Ratings and Specifications
4.5.2.1 EDC Simulation
Initially, each EDC was installed into a SSCB unidirectional circuit operating at
highest range of current demand for 0.5 seconds of a 1.5 second transient analysis. As
detailed in Figure 4.4, solid-state switch Device 9 was used as the main conduction switch
with an inductive load of 100µH installed in series with the resistive load of 30Ω. The
inductive transient produced after the switch opened allowed observation of the voltage
clamping performance as well as the energy absorption abilities.
However, both Bourns Inc. TVS diode models failed to clamp the resultant
voltage transient at a level that would prevent the body-diode of the switch from
becoming reversed biased. In an attempt to prevent this type of failure, all of the
simulations were re-run with each EDC installed into a SSCB bidirectional circuit, as
displayed in Figure 4.5. The transient analysis timing remained the same as well as the
switch component, inductive load, and resistive load. A detailed description of the failure
that occurred will be covered in the following subsection 4.5.3 Simulation Failures.
4.5.2.1.1 Energy Absorption Calculation
Accomplishing the calculation of energy absorption within in LTspice was
required. This is due to the nonlinear arbitrarily assigned time steps during simulation.
The simulation function type allows for a max time step to be applied to the solver, but
not a fixed time step. If a fixed time step was maintained throughout the simulation, then
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.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\PTVS10-xxxC-TH_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_PTVS10.asc  --- 
























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\PTVS10-xxxC-TH_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_PTVS10.asc  --- 
Figure 4.5: TVS Diode Bidirectional Test Circuit Example
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the data could have been exported to MATLAB; just as with the efficiency calculations
completed previously.
Completing the energy absorption calculation within LTspice required the use of a
behavioral voltage source, also known as a “B-source”. A behavioral voltage source is a
function controlled voltage source, with the input being any math function. Using this
type of source in conjunction with the knowledge of how to calculate energy in an
inductor can be used to generate an energy absorbed over time waveform. The B-source is
placed in series with an inductor with a value of 1H, this can be seen in Figure 4.6.


















































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\PTVS10-xxxC-TH_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_PTVS10.asc  --- 
Figure 4.6: TVS Diode Test Circuit Example Behavioral Source
Using the power law, Equation 1.3, the input function is set to be the power
observed by the EDC, (Pedc). This power is calculated as the difference in potential across
the entire EDC, multiplied by the current passing through the devices. An intricacy of the
B-sources requires each portion of the function to be from a single device and can not be
from a multi-port device. For example, the current from a TVS diode would be annotated
as “Ix(U4:2)”, which will not be an acceptable input. Instead, a supplemental resistor,
(Redc), of low value needs to be installed in series with the device. Since the low value
resistor is in series with the device, it shares the same current, similar to how a current
sensing resistor would be used in a real world circuit.
Next, consider Equation 4.1. While knowing the power, (p), is the voltage being
produced by the B-source, and that the value of the inductor, (L), is equal to one.
Rearranging Equation 4.1, results in the current (i) of the circuit being equal to the
integral of the power (p).





Finally, consider Equation 4.2. While knowing the integral of the power, (p), is
equal to the current, (i), of the circuit. Applying Equation 4.2 results in the work or
energy of the device being equal to the current of the inductor. Viewing this current over





4.5.2.1.2 Energy Absorption Comparison
The data generated from the energy absorption calculation within LTspice was
collected and imported to MATLAB in the same manner as with the switch efficiency
calculations, using the function, “LTspice2Matlab”. As a reminder, the imported “.raw”
data file contains a list of arrays for each node in the circuit. These arrays contain voltage
and current data for each instance in the associated time array.
First, the time array was sampled for any occurring data errors, “NaN” values.
Those columns were marked for removal in all data arrays to be used. Next, a time span
was selected for observation. This time span needs to occur at the same time a potential
inductive transient would, therefore at the switch opening. All other data was removed
from the arrays.
The clamping voltage of the EDC is the difference between the input voltage and
the voltage after the last stage of the EDC, this array is labeled as Vedc. As stated earlier,
the power observed by the EDC is the same as the voltage being produced by the
B-source, this array is labeled as Pedc. Again, the energy observed by the EDC is the same
as the current of the inductor in series with the B-source, this array is labeled as Eedc.
This array value would continue to increase in magnitude over the duration of the
transient analysis. Since we are interested in the energy absorbed after the switch opens,
the energy array is subtracted from the observed maximum value. This generates a
waveform that increases over time, showcasing the energy absorbed.
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4.5.3 Simulation Failures
The selection process of TVS diode models for simulation comparison was
methodical, yet not foolproof. A case in point is the Bourns Inc. TVS diode models (TVS
7 and TVS 8). Here, these models met every selection criteria, but failed to perform in
simulation well enough for comparison.
When simulated in a unidirectional circuit, both the TVS 7 and TVS 8 models
failed to clamp the resultant voltage transient as calculated using Equation 3.33 from
Chapter 3.4.4.5: Analysis and Design. Instead, the maximum voltage peak experienced by
the TVS 7 reached 1585V which exceeded the maximum allowable voltage clamp limit of
1560V . This result can be seen in Figure 4.7. Whereas in Figure 4.7b, the time scale has
been reduced to highlight the successive series of voltage clamping transients.



















TVS Diode Voltage Clamping Performance
TVS 7
(a) TVS Diode Full Range Clamping Transient



















TVS Diode Voltage Clamping Performance
TVS 7
(b) TVS Diode Zoomed Clamping Transient
Figure 4.7: TVS Diode Voltage Clamping Performance of TVS 7 in a Unidirectional SSCB
Circuit Exhibiting a Maximum Peak Voltage of 1585V
The TVS 8 experienced a maximum voltage peak of 1553V which did not exceed
the maximum allowable voltage clamp limit of 1560V . However, the TVS 8 did not
perform as expected. This TVS diode model failed to prevent the reverse biasing of the
body-diode within Device 9. This result can be seen in Figure 4.8, with a reduced time
scale to highlight the successive series of voltage clamping transients in Figure 4.8b. As a
reminder the maximum allowable voltage clamp limit was extended to 30% over the
solid-state switch stand-off voltage limit to accommodate more TVS diode models.
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TVS Diode Voltage Clamping Performance
TVS 8
(a) TVS Diode Full Range Clamping Transient



















TVS Diode Voltage Clamping Performance
TVS 8
(b) TVS Diode Zoomed Clamping Transient
Figure 4.8: TVS Diode Voltage Clamping Performance of TVS 8 in a Unidirectional SSCB
Circuit Exhibiting a Maximum Peak Voltage of 1553V
Similarly when simulated within a bidirectional SSCB circuit both TVS diode
models in the selection pool from Bourns Inc. (TVS 7 and TVS 8) failed to clamp the
resultant voltage transient at a level that would prevent the body-diode within Device 9
from becoming reversed biased. The TVS 7 experienced a maximum voltage peak of
1571V which also exceeded the maximum allowable voltage clamp limit of 1560V . This
result can be seen in Figure 4.9, with a reduced time scale to highlight the successive
series of voltage clamping transients in Figure 4.9b.


















TVS Diode Voltage Clamping Performance
PTVS10-380C-TH
(a) TVS Diode Full Range Clamping Transient


















TVS Diode Voltage Clamping Performance
PTVS10-380C-TH
(b) TVS Diode Zoomed Clamping Transient
Figure 4.9: TVS Diode Voltage Clamping Performance of TVS 7 in a Bidirectional SSCB
Circuit Exhibiting a Maximum Peak Voltage of 1571V
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The trend of voltage clamping performance failures continued with TVS 8. This
TVS diode model experienced a maximum voltage peak of 1575V which exceeded the
maximum allowable voltage clamp limit of 1560V . This result can be seen in Figure 4.10,
with a reduced time scale to highlight the successive series of voltage clamping transients
in Figure 4.10b.


















TVS Diode Voltage Clamping Performance
PTVS3-380C-TH
(a) TVS Diode Full Range Clamping Transient


















TVS Diode Voltage Clamping Performance
PTVS3-380C-TH
(b) TVS Diode Zoomed Clamping Transient
Figure 4.10: TVS Diode Voltage Clamping Performance of TVS 8 in a Bidirectional SSCB
Circuit Exhibiting a Maximum Peak Voltage of 1575V
Normally, the power dissipation within the TVS diode causes a change in
avalanche voltage. Eventually the avalanche voltage returns to normal after the transient.
Both of the above simulated Bourns Inc. models have the same stand-off voltage limit,
but different pulse peak power characteristics. Because the successive series of clamping
transients was worsened in the higher pulse peak power rated device, TVS 7, I can assume
this cycling is related to this power limit or by extension the pulse peak current limit.
The results from the aforementioned simulation discussion will be covered in
Chapter 5.2.4: Results of this thesis. As previously mentioned, any insights reached from




The following sections will fully explain the results from the analytical
relationships developed earlier as well as the outcomes from the simulation phase. These
results will lead to a final decision on primary components to be used as well as explain
the reasoning in the decision-making process.
5.1 Solid-State Switch
The simulation results of the eleven solid-state switch models are described below.
The results are divided into subsections of efficiency, thermal, and costing. The efficiency
results have an additional subsection due to each of the solid-state switches being
simulated in two different circuit configurations.
5.1.1 Efficiency
The efficiencies will be displayed as the change in continuous drain current occurs.
As a reminder, this change in drain current is due to the change in load demand. Also as
a reminder, efficiency is expected to drop from the “I2R” losses, as noted in previous
chapters. This drop in efficiency will occur across all temperature ranges. An overview of
all the efficiencies will be displayed showing the low end, ambient, and high end junction
temperature limits. Following, will be a breakdown of each of the temperature ranges. In
those breakdowns any results worth noting will be briefly discussed. Following the
graphical results, a detailed review of discrete data points will be conducted.
As previously mentioned, not all of the compared solid-state switch models have
the same junction temperature limit or drain current limit. To ensure consistent
comparisons, all of the outcomes will be displayed and compared including those outside
the recommended operating limits. After the results from the highest junction
temperature (175◦C), a review of the the results from a more limited junction
temperature (150◦C), will be completed. As well as a review of the discrete data points
from the more limited load demand of 34Ω.
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5.1.1.1 Unidirectional Circuit
The simulated results of the unidirectional solid-state switch circuit can be seen in
Figure 5.1. In this figure, each solid-state switch model that was simulated was assigned
an individual color. This color assignment will be maintained through out all of the
displayed results. Also, within each assigned color, contrasting plot line styles were used
to denote the different junction temperatures: -55◦C, 25◦C, and 175◦C. Again, these
contrasting plot line styles will be maintained through out all of the display results, unless
otherwise noted.






















































































































Figure 5.1: Unidirectional Switch Efficiency versus Continuous Drain Current
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The simulated efficiency results at a junction temperature of -55◦C can be seen in
Figure 5.2. One out of the eleven solid-state switches simulated measurably out performed
the rest of the selection pool at the high end of the current demand range. Device 10
began with less than -0.07% margin in efficiency under Device 8 at the low end of the
current demand range, ending with a margin greater than +0.013% over Device 11 at the
highest end. It is worth noting that Device 10 and Device 11 were simulated above their
recommended collector current limit of 30A. Exceeding these limits may have artificially
skewed the results.






















































Figure 5.2: Unidirectional Switch Efficiency versus Continuous Drain Current at a Junction
Temperature of -55◦C
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The simulated efficiency results at a junction temperature of 25◦C can be seen in
Figure 5.3. One out of the eleven solid-state switches simulated measurably out performed
the rest of the selection pool at the high end of the current demand range. Device 3 began
with less than a +0.001% margin in efficiency above Device 1 at the low end of the current
demand range, ending with a margin greater than +0.026% at the highest end. It is worth
noting that neither of these models were simulated above its recommended drain current
limit.




















































Figure 5.3: Unidirectional Switch Efficiency versus Continuous Drain Current at a Junction
Temperature of 25◦C
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The simulated efficiency results at a junction temperature of 175◦C can be seen in
Figure 5.4. One out of the eleven solid-state switches simulated measurably out performed
the rest of the selection pool at the high end of the current demand range. Device 3 began
with less than a +0.010% margin in efficiency above Device 9 at the low end of the current
demand range, ending with a margin greater than +0.035% over Device 10 at the highest
end. It is worth noting that Device 9 was simulated above its recommended drain current
limit of 30A and junction temperature limit of 150◦C. Device 10 was also simulated above
its recommended collector current limit of 30A. Exceeding these limits may have
artificially skewed the results.




















































Figure 5.4: Unidirectional Switch Efficiency versus Continuous Drain Current at a Junction
Temperature of 175◦C
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A discrete view of each unidirectional solid-state switch efficiency can be found in
Table 5.1. This table displays the low end, (100Ω), and high end, (30Ω), current demand
efficiencies at each simulated junction temperatures: -55◦C, 25◦C, and 175◦C. A gradient
heat map has been applied to the discreet values table, with green indicating the highest
efficiency, red indicating lowest efficiency, and yellow being the midpoint.
Designation -55
◦C 25◦C 175◦C
100Ω 30Ω 100Ω 30Ω 100Ω 30Ω
Device 1 99.90216 99.59630 99.94109 99.76145 99.88547 99.58104
Device 2 99.91580 99.62930 99.92224 99.70235 99.88606 99.60577
Device 3 99.93442 99.76776 99.94207 99.78845 99.90794 99.65884
Device 4 99.88943 99.59955 99.91768 99.69895 99.86953 99.44251
Device 5 99.92680 99.75542 99.92305 99.74286 99.83294 99.43981
Device 6 99.91933 99.72982 99.91558 99.71720 99.82535 99.41270
Device 7 99.92652 99.75222 99.92314 99.74069 99.84168 99.45922
Device 8 99.93472 99.74721 99.92848 99.72463 99.84468 99.43804
Device 9 99.92174 99.72424 99.93323 99.74858 99.89707 99.58511
Device 10 99.86449 99.78353 99.83486 99.72532 99.80304 99.62293
Device 11 99.86856 99.77018 99.85259 99.74356 99.82284 99.61215
Table 5.1: Discrete Unidirectional Circuit Efficiencies
The efficiency of each circuit lowered as continuous on-state current increased,
regardless of temperature range. This tracks with the earlier assertion that the line losses
would be present and measurable. This result reiterates the importance of understanding
the ohmic characteristics of each of the switches used.
The ambient temperature range of 25◦C experienced the highest overall
efficiencies. These results assert that the solid-state switches operate more efficiently at
lower temperatures, but do not require extraordinarily low temperatures. This result
effects the thermal operating necessities and therefore, may impact overall cost as well. A
more detailed review of this result will be completed in the subsection 5.1.2 Thermal and
5.1.3 Costing.
These discrete values have been used to make broad assertions but, also can be
used to generate more granulated conclusions. In particular, they will be used as inputs to
a decision matrix. This decision matrix will be realized in a following chapter, Conclusions
and Future Work, Chapter 6.6.
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The simulated results of the unidirectional solid-state switch circuit at a more
limited operating temperature and load limit can be seen in Figure 5.5. In this figure,
each solid-state switch model that was simulated was assigned an individual color. This
color assignment will be maintained through out all of the displayed results. Also, within
each assigned color, contrasting plot line styles were used to denote the different junction
temperatures: -55◦C, 25◦C, and 150◦C. Again, these contrasting plot line styles will be
maintained through out all of the display results, unless otherwise noted.

























































































































Figure 5.5: Unidirectional Switch Efficiency versus Continuous Drain Current at Limited
Operating Parameters
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The simulated efficiency results at a junction temperature of 150◦C can be seen in
Figure 5.6. One out of the eleven solid-state switches simulated measurably out performed
the rest of the selection pool at the high end of the current demand range. Device 3 began
with less than a +0.003% margin in efficiency above Device 9 at the low end of the current
demand range, ending with a margin greater than +0.028% at the highest end. These
results are limited to a continuous drain current of less than 30A and may provide a more
accurate outlook of performance conversely to the previous higher temperature and load
simulations.























































Figure 5.6: Unidirectional Switch Efficiency versus Continuous Drain Current at a Junction
Temperature of 150◦C
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A discrete view of each unidirectional solid-state switch efficiency operating at the
more limited testing parameters can be found in Table 5.2. This table displays the low
end, (100Ω), and more limited high end, (34Ω), current demand efficiencies at each
simulated junction temperature: -55◦C, 25◦C, and 150◦C. A gradient heat map has been
applied to the discreet values table, with green indicating the highest efficiency, red
indicating lowest efficiency, and yellow being the midpoint.
Designation -55
◦C 25◦C 150◦C
100Ω 34Ω 100Ω 34Ω 100Ω 34Ω
Device 1 99.90216 99.65700 99.94109 99.7970 99.90162 99.68385
Device 2 99.91580 99.69085 99.92224 99.74425 99.89406 99.67658
Device 3 99.93442 99.79693 99.94207 99.81572 99.91724 99.73504
Device 4 99.88943 99.65344 99.91768 99.73966 99.89598 99.64382
Device 5 99.92680 99.78429 99.92305 99.77321 99.84797 99.55091
Device 6 99.91933 99.76181 99.91558 99.75068 99.84041 99.52750
Device 7 99.92652 99.78182 99.92314 99.77170 99.85530 99.56678
Device 8 99.93472 99.78246 99.92848 99.76280 99.86518 99.57250
Device 9 99.92174 99.75925 99.93323 99.78309 99.91378 99.70668
Device 10 99.86449 99.79615 99.83486 99.74238 99.80678 99.66896
Device 11 99.86856 99.78673 99.85259 99.76238 99.81721 99.64288
Table 5.2: Discrete Unidirectional Circuit Efficiencies at Limited Parameters
Just as with the previous results, the efficiency of each circuit lowered as
continuous on-state current raised. Also a repeated result, the ambient temperature range
of 25◦C experienced the highest overall efficiencies.
In regards to the best performing device in a unidirectional circuit, the result was
unchanged when simulated at a more limited junction temperature and load current
demand. Each device experienced improved performance, most notably were the devices
that were previously simulated past their design limits. These devices became more
competitive overall and experienced less variance in efficiency across the range of load
demand.
These discrete values along with the previous data points from the less limited
testing parameters of 175◦C junction temperature and 30Ω full load, will be used as
inputs to a decision matrix as detailed in Conclusions and Future Work, Chapter 6.6.
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5.1.1.2 Bidirectional Circuit
The simulated results of the bidirectional solid-state switch circuit can be seen in
Figure 5.7. In this figure, each solid-state switch model that was simulated was assigned
an individual color. This color assignment will be maintained through out all of the
displayed results. Also, within each assigned color, contrasting plot line styles were used
to denote the different junction temperatures: -55◦C, 25◦C, and 175◦C. Again, these
contrasting plot line styles will be maintained through out all of the display results, unless
otherwise noted.






















































































































Figure 5.7: Bidirectional Switch Efficiency versus Continuous Drain Current
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The simulated efficiency results at a junction temperature of -55◦C can be seen in
Figure 5.8. One out of the eleven solid-state switches simulated measurably out performed
the rest of the selection pool at the high end of the current demand range. Device 11
began with less than -0.13% margin in efficiency under Device 8 at the low end of the
current demand range, ending with a margin greater than +0.036% over Device 3 at the
highest end. It is worth noting that Device 10 was simulated above it’s recommended
collector current limit of 30A. Exceeding these limits may have artificially skewed the
results.




















































Figure 5.8: Bidirectional Switch Efficiency versus Continuous Drain Current at a Junction
Temperature of -55◦C
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The simulated efficiency results at a junction temperature of 25◦C can be seen in
Figure 5.9. One out of the eleven solid-state switches simulated measurably out performed
the rest of the selection pool at the high end of the current demand range. Device 1 began
with less than a +0.011% margin in efficiency above Device 3 at the low end of the current
demand range, ending with a margin greater than +0.024% at the highest end. It is worth
noting that neither of these models were simulated above its recommended drain current
limit.




















































Figure 5.9: Bidirectional Switch Efficiency versus Continuous Drain Current at a Junction
Temperature of 25◦C
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The simulated efficiency results at a junction temperature of 175◦C can be seen in
Figure 5.10. One out of the eleven solid-state switches simulated measurably out
performed the rest of the selection pool at the high end of the current demand range.
Device 3 began with less than a +0.019% margin in efficiency above Device 9 at the low
end of the current demand range, ending with a margin greater than +0.020% at the
highest end. It is worth noting that Device 9 model was simulated above its recommended
drain current limit of 30A and junction temperature limit of 150◦C. As well as Device 11
being simulated above its recommended collector current limit of 30A. Exceeding these
limits may have artificially skewed the results.




















































Figure 5.10: Bidirectional Switch Efficiency versus Continuous Drain Current at a Junction
Temperature of 175◦C
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A discrete view of each bidirectional solid-state switch efficiency can be found in
Table 5.3. This table displays the low end, (100Ω), and high end, (30Ω), current demand
efficiencies at each simulated junction temperatures: -55◦C, 25◦C, and 175◦C. A gradient
heat map has been applied to the discreet values table, with green indicating the highest
efficiency, red indicating lowest efficiency, and yellow being the midpoint.
Designation -55
◦C 25◦C 175◦C
100Ω 30Ω 100Ω 30Ω 100Ω 30Ω
Device 1 99.82595 99.35412 99.89497 99.60868 99.77935 99.28107
Device 2 99.83952 99.37952 99.84773 99.45136 99.77335 99.22802
Device 3 99.86912 99.54226 99.88440 99.58417 99.81720 99.38978
Device 4 99.77930 99.30707 99.83562 99.44460 99.74019 99.09197
Device 5 99.85396 99.51475 99.84650 99.49002 99.66765 98.89940
Device 6 99.83922 99.46580 99.83176 99.44108 99.65295 98.85040
Device 7 99.85388 99.51376 99.84718 99.49150 99.68669 98.95682
Device 8 99.86955 99.49718 99.85708 99.45578 99.68989 99.11135
Device 9 99.84636 99.48272 99.86887 99.53005 99.79813 99.23502
Device 10 99.66651 99.44491 99.61307 99.34860 99.57666 99.21495
Device 11 99.74145 99.57863 99.70838 99.52095 99.68330 99.36934
Table 5.3: Discrete Bidirectional Circuit Efficiencies
A reiteration of the unidirectional circuit results, the efficiency lowered as on-state
current raised; though the result is more drastic due to the added on-state resistance of
the second solid-state switch. Also, this result can be readily seen across the board
regardless of temperature range, with the ambient temperature range of 25◦C
experiencing the highest overall efficiencies.
The best performing device overall, Device 3, did not change from the
unidirectional circuit; though it was out performed in the ambient temperature range by
the Device 1. Why the results did not remain consistent between circuit configurations is
unknown. A possibility is the modeling of the on-state resistance of each device. The
listed on-state resistances as seen in Table 4.1 are singular and do not reflect how a device
would operate over a change in junction temperature and current demand.
These discrete values along with the previous data points from the unidirectional
circuit, will be used as inputs to a decision matrix as detailed in Conclusions and Future
Work, Chapter 6.6.
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The simulated results of the bidirectional solid-state switch circuit at a more
limited operating temperature and load limit can be seen in Figure 5.11. In this figure,
each solid-state switch model that was simulated was assigned an individual color. This
color assignment will be maintained through out all of the displayed results. Also, within
each assigned color, contrasting plot line styles were used to denote the different junction
temperatures: -55◦C, 25◦C, and 150◦C. Again, these contrasting plot line styles will be
maintained through out all of the display results, unless otherwise noted.

























































































































Figure 5.11: Bidirectional Switch Efficiency versus Continuous Drain Current at Limited
Operating Parameters
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The simulated efficiency results at a junction temperature of 150◦C can be seen in
Figure 5.12. One out of the eleven solid-state switches simulated measurably out
performed the rest of the selection pool at the high end of the current demand range.
Device 3 began with less than a +0.005% margin in efficiency above Device 9 at the low
end of the current demand range, ending with a margin greater than +0.050% at the
highest end. These results are limited to a continuous drain current of less than 30A and
may provide a more accurate outlook of performance conversely to the previous higher
temperature and load simulations.























































Figure 5.12: Bidirectional Switch Efficiency versus Continuous Drain Current at a Junction
Temperature of 150◦C
111
A discrete view of each bidirectional solid-state switch efficiency can be found in
Table 5.4. This table displays the low end, (100Ω), and high end, (34Ω), current demand
efficiencies at each simulated junction temperatures: -55◦C, 25◦C, and 150◦C. A gradient
heat map has been applied to the discreet values table, with green indicating the highest
efficiency, red indicating lowest efficiency, and yellow being the midpoint.
Designation -55
◦C 25◦C 150◦C
100Ω 34Ω 100Ω 34Ω 100Ω 34Ω
Device 1 99.82595 99.43771 99.89497 99.66203 99.81330 99.43675
Device 2 99.83952 99.46968 99.84773 99.52312 99.78947 99.36708
Device 3 99.86912 99.59808 99.88440 99.63591 99.83538 99.50066
Device 4 99.77930 99.38579 99.83562 99.50753 99.79270 99.35008
Device 5 99.85396 99.57161 99.84650 99.54978 99.69742 99.11460
Device 6 99.83922 99.52841 99.83176 99.50657 99.68271 99.07144
Device 7 99.85388 99.57090 99.84718 99.55126 99.71342 99.15850
Device 8 99.86955 99.56640 99.85708 99.52747 99.73076 99.26199
Device 9 99.84636 99.54480 99.86887 99.59085 99.83079 99.45020
Device 10 99.66651 99.47784 99.61307 99.38790 99.57754 99.28779
Device 11 99.74145 99.60470 99.70838 99.55121 99.67358 99.41433
Table 5.4: Discrete Bidirectional Circuit Efficiencies at Limited Parameters
Just as with the previous results, the efficiency of each circuit lowered as
continuous on-state current raised. Also a repeated result, the ambient temperature range
of 25◦C experienced the highest overall efficiencies.
As expected, simulating the devices at a reduced load current demand and
junction temperature increased the operating performance across the board. This result
was similarly reached by other research as explained in Chapter 2.5: Review of Literature,
Section 2.4.1.2. Though, it is worth noting the devices that were previously simulated pass
their listed design limits experienced larger gains in performance, but none large enough
to be significant. In regards to the best performing device in a bidirectional circuit, the
result was unchanged from the previous results and no new insights were gained.
These discrete values along with the previous data points from the less limited
testing parameters of 175◦C junction temperature and 30Ω full load, will be used as
inputs to a decision matrix as detailed in Conclusions and Future Work, Chapter 6.6.
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5.1.2 Thermal
The thermal attributes used to determine the heat sinking requirements of each
solid-state switch were input variables into Equation 3.10 from Chapter 3.4.4.5 Analysis
and Design. The results from applying Equation 3.10 derived the maximum allowable
thermal resistance from the attached heat sink to ambient air. As previously noted, a
larger thermal resistance value is more desirable due to more available heat sinking
options. These thermal resistances from the highest junction temperature (175◦C) and
on-state current (3013A), can be seen in Table 5.5.
Designation
Pdiss Rθ,jc
[1] Rθ,cs Tj Ta Rθ,sa
(W ) (◦C/W ) (◦C/W ) (◦C) (◦C) (◦C/W )
Device 1 66.6667 1[2] 0.005391 175 25 1.2446
Device 2 88.8889 0.70 0.005391 175 25 0.9821
Device 3 88.8889 0.75 0.007091 175 25 0.9304
Device 4 88.8889 0.91 0.005391 175 25 0.7721
Device 5 78.3334 0.59 0.005391 175 25 1.3195
Device 6 88.8889 0.59 0.005391 175 25 1.0921
Device 7 77.7778 0.59 0.005391 175 25 1.3332
Device 8 88.8889 0.65 0.005391 175 25 1.0321
Device 9 83.3334 1.10 0.005391 175 25 0.6946
Device 10 101.889 0.74[2] 0.005391 175 25 0.7268
Device 11 88.0000 0.63[2] 0.005391 175 25 1.0692
Note 1: Rθ,jc values are at maximum
Note 2: manufacturer data sheet provided values in K/W
Table 5.5: Solid-State Switch Heat Sink Requirements
Three of the simulated solid-state switches were outliers having the least limiting
thermal resistance from sink to ambient, (Rθ,sa). Device 5 and Device 7 as well as the
Device 1 all had thermal resistances exceeding 1.2◦C/W .
Each of these outliers had the least amount of power being dissipated, due to their
low on-state resistance (RDS(ON)). One would also expect the solid-state switch with the
highest efficiency to have a low power dissipation value. The power dissipation of Device 9
was in the middle of the pack, but the manufacturer provided thermal resistance from the
junction to the case, (Rθ,jc), was higher than any other and in some cases double. In the
end this lead to the most restrictive thermal resistance value.
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As previously mentioned, some of the chosen solid-state switches were simulated
beyond the manufacturer’s recommended junction temperature and drain current limits.
To ensure a fair comparison a separate table of results was generated at the lower junction
temperature (150◦C) and on-state current (2925A), as can be seen in Table 5.6.
Designation
Pdiss Rθ,jc
[1] Rθ,cs Tj Ta Rθ,sa
(W ) (◦C/W ) (◦C/W ) (◦C) (◦C) (◦C/W )
Device 1 51.9031 1[2] 0.005391 150 25 1.4029
Device 2 69.2042 0.7 0.005391 150 25 1.1009
Device 3 69.2042 0.75 0.007091 150 25 1.0492
Device 4 69.2042 0.91 0.005391 150 25 0.8909
Device 5 60.9862 0.59 0.005391 150 25 1.4543
Device 6 69.2042 0.59 0.005391 150 25 1.2109
Device 7 60.5536 0.59 0.005391 150 25 1.4689
Device 8 69.2042 0.65 0.005391 150 25 1.1509
Device 9 64.8789 1.1 0.005391 150 25 0.8213
Device 10 79.3253 0.74[2] 0.005391 150 25 0.8304
Device 11 68.5121 0.63[2] 0.005391 150 25 1.1891
Note 1: Rθ,jc values are at maximum
Note 2: manufacturer data sheet provided values in K/W
Table 5.6: Solid-State Switch Heat Sink Requirements at Limited Parameters
The same three simulated solid-state switches were outliers having the least
limiting thermal resistance from sink to ambient, (Rθ,sa). Device 5 and Device 7 as well as
the Device 1 all had thermal resistances exceeding 1.4◦C/W .
Again, each of these outliers had the least amount of power being dissipated. Also
again, Device 9 which was a highly efficient switch model in any configuration at any
temperature or at any current demand, had a power dissipation value in the middle of the
pack. The relatively large manufacturer provided thermal resistance from the junction to
the case, (Rθ,jc), did not change. Therefore, again lead to this model having the most
restrictive thermal resistance value out of the selection pool.
It is worth noting that Device 9 is recommended to be operated at the lower
junction temperature and drain current. This switch model is the only one in the selection
pool to be limited in both areas of temperature and current. Though, Table 5.6 displays
these limited parameters and the resultant thermal resistance was still the most restrictive.
114
Additionally of note, none of the top three performing solid-state switch models
exceeded the manufacturer recommended junction temperature or drain current limits in
either data set. As well as noting that the solid-state switch models that did exceed their
recommended limits were not consistently at the bottom nor performed more than
relatively better under favorable conditions. In particular, Device 9 did perform better in
the second data set, but so too did all the other solid-state switch models. This relative


















































































Figure 5.13: Relative Change in Thermal Resistance from Sink to Ambient (Rθ,sa)
The change in performance between the simulation conditions can be seen to be
relative. As in each of the solid-state switch models performed the same in both simulated
conditions, relative to each other. This result concludes that the specific simulation
conditions are negligible. What is more important is that each device being compared is
simulated under the same parameters.
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5.1.3 Costing
Determining the price per current density, (Priceampere, $/ampere), required the
application of Equation 3.17 from Chapter 3.4.4.5 Analysis and Design. The results from
applying Equation 3.17 can be seen in Table 5.7. Applying the equation appropriately
required limiting the on-state current, (ID/C , ampere), parameters to typical values at
ambient temperature. As well as using the price per unit, (Priceunit, $/unit), cost of a




Device 1 36 15.45 0.4292
Device 2 39 15.12 0.3877
Device 3 37 25.13 0.6792
Device 4 31 18.23 0.5880
Device 5 33.5 12.60 0.3761
Device 6 33 12.60 0.3818
Device 7 34.5 14.39 0.4171
Device 8 36 16.67 0.4631
Device 9 30 24.05 0.8017
Device 10 30 5.70 0.1900
Device 11 30 5.11 0.1703
Table 5.7: Solid-State Switch Cost per Unit Ampere
As seen in Table 5.7, two of the eleven simulated solid-state switches were outliers
having the lowest price per ampere. Device 10 and Device 11 both had a price per ampere
below $0.20/A.
The IGBT models, Device 10 and Device 11, had the lowest unit price of the
selection pool and the lowest on-state current capability. Of the FET models, Device 5
and Device 6, had lowest unit price and a mid-range on-state current capability.
The low unit price of the IGBTs led to a low price per current and could signify a
better overall cost for a project using multiple solid-state switches. Though cost is only
one aspect of a project and other attributes should be taken into account for a more
holistic comparison. Just as with the device efficiencies, these discrete values will be
utilized a decision matrix.
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Another view of the same comparison can be seen in Figure 5.14. Here, the unit
price of each device is displayed aligned to the left axis. In conjunction with the unit






























































































Figure 5.14: Solid-State Switch Cost Comparison
In Figure 5.14, a clustering of FET devices can be seen with a unit price near or
below $15.00. These same devices also have a favorable price per ampere. Keeping in
mind the competitive marketplace of device manufacturing, one could assume most
devices have similar performance metrics. This assumption with the anecdotal evidence in
Figure 5.14, one could assume targeting devices with a unit price near or below $15.00
would yield a better price per ampere.
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5.2 Energy Dissipation Device
The analytical and simulation results of the eight TVS diode models are described
below. The results are divided into subsections of costing, activation range, clamping
performance, and energy absorption. These results will not be divided into different
circuit configurations. As seen in Figure 3.13 and Figure 3.14 from Chapter 3.4.4.5
Analysis and Design, a single energy dissipation circuit can be used for either solid-state
switch configuration.
5.2.1 Costing
Aspects of costing under consideration in terms of the energy dissipation circuit
are overall cost and cost with respect to power rating. Determining the total price,
(Pricetotal, $), required the application of Equation 3.38. Determining the price per power
rating, (Pricewatt, $/kW ), required the application of Equation 3.39 as detailed in
Chapter 3.4.4.5 Analysis and Design. The results from applying these equations can be
seen in Table 5.8.
Designation nEDC
PPP Priceunit Pricetotal Pricewatt
(kW ) ($) ($) ($/kW )
TVS 1 6 2600 57.75 346.50 0.02221
TVS 2 3 5200 100.75 302.25 0.01938
TVS 3 2 7500 142.00 284.00 0.01893
TVS 4 3 1560 50.12 150.36 0.03213
TVS 5 6 1560 47.06 282.36 0.03017
TVS 6 3 3120 77.60 232.50 0.02484
TVS 7 3 5200 93.29 279.87 0.01794
TVS 8 3 1560 46.41 139.23 0.02975
Table 5.8: Energy Dissipation Circuit Power and Price Comparison
As seen in Table 5.8, three of the eight simulated TVS diodes were outliers having
the lowest price per watt. The TVS 2 and TVS 3 as well as the TVS 7 all had a price per
watt below $0.20/kW .
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In most cases the peak pulse power of each outlier was more than double the other
devices. This difference was enough to overcome the high unit prices. Though the total
price of the outliers should be reviewed for a better overall solution.
Another view of the same comparison can be seen in Figure 5.15. Here, the unit
price of each device is displayed aligned to the left axis as well as the total price of the
energy dissipation circuit. In conjunction with the unit price and total price, the results
























































Figure 5.15: TVS Diode Cost Comparison
In Figure 5.15, the benefit of a mid-range device can be more easily seen. As can
be seen with TVS 6, which is well performing in all areas, but does not top any metric.
This is due to the varied number of devices required. Unlike with the solid-state switches
a robust solution can only be achieved after knowing the application design parameters.
Furthermore the price per unit may vary with bulk purchasing as the value used was the
cost of a single unit with no price break provided by an electronic component distributor.
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5.2.2 Activation Range
The voltage attributes used to determine the activation and breaking voltage
ranges of each energy dissipation circuit were input variables into Equation 3.41 and
Equation 3.42. The results from applying these equations from Chapter 3.4.4.5 Analysis
and Design can be seen in Table 5.9. As a reminder, smaller values for each of these
ranges is more desirable.
Designation nEDC
VSO VBR,MIN VBR,MAX VCL Vactive Vbreak
(V ) (V ) (V ) (V ) (V ) (V )
TVS 1 6 1020 1080 1320 1560 540 240
TVS 2 3 1140 1203 1329 1560 420 126
TVS 3 2 1060 1120 1238 1500 440 118
TVS 4 3 1140 1203 1329 1560 420 126
TVS 5 6 1020 1080 1320 1560 540 240
TVS 6 3 1140 1203 1329 1560 420 126
TVS 7 3 1140 1203 1326 1560 420 123
TVS 8 3 1140 1203 1326 1560 420 123
Table 5.9: Energy Dissipation Circuit Voltage Comparisons
Five of the eight simulated energy dissipation circuits had the smallest voltage
activation range. TVS 2, TVS 4, TVS 6, TVS 7, and TVS 8 all had a range of 420V .
Followed by TVS 3 with a range of 440V . Leaving TVS 1 and TVS 5 with the largest
range of 540V .
All but one of the circuits, TVS 3, simulated had the same clamping voltage of
1560V , leaving the circuit stand-off voltage to be the delineation factor. This grouping of
devices has a common individual stand-off voltage of 380V and by extension the same
circuit stand-off voltage of 1140V . Requiring a further review of the breaking voltage
range. In this group of five devices, there were two stand outs in terms of breaking voltage
range. TVS 7 and TVS 8 had a smaller breaking voltage range by 3V at 123V .
It is worth noting that the simulated unidirectional circuit of TVS 7 failed to
clamp before the activation of the body-diode. This in-turn required the re-simulation of
the energy dissipation circuits in a bidirectional switch circuit instead, as noted in the
previous chapter, Section 4.5.2.
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Looking more closely at the simulated current versus voltage curves of the devices
can help verify the accuracy of the data sheet provided by the manufacturer. In Figure
5.16a, the full range of the energy dissipation circuit activation is displayed for reference.
In Figure 5.16b, the axes have been adjusted to highlight the knee of the curve, with the
current ranging from 20µA to 100µA.
























(a) Energy Dissipation Circuit Full Range
























(b) Energy Dissipation Circuit Break-over Range
Figure 5.16: Energy Dissipation Circuit I-V Curve Comparison
In Figure 5.16b, each of the Littelfuse Inc. models, TVS 1 through TVS 6, have a
knee point consistent with the minimum breaking voltage limit. The Bourns Inc. models,
TVS 7 and TVS 8, have a knee at a higher voltage than listed. Specifically, TVS 7 has a
knee that is consistent with the mid-point of the breaking voltage range and TVS 8 has a
knee below the mid-point by approximately 30V .
The testing condition cited on each of the manufacturer provided data sheets lists
the test current at 10mA. At the test condition current TVS 7 and TVS 8 have a voltage
greater than the minimum breaking voltage listed, but were still below the mid-point of
the breaking voltage range by approximately 30V . This puts TVS 1 through TVS 6 near
the same point as TVS 7 and TVS 8, but with the added benefit of starting the break-over
consistently at minimum breaking voltage limit listed on the data sheet.
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5.2.3 Clamping Performance
The voltage clamping performance of each energy dissipation circuit was simulated
as detailed in Chapter 4.5.3 Simulation Setup and Test. The two main aspects of the
clamping performance under consideration are the maximum voltage experienced during
the clamping transient and the transient time period. The maximum transient voltage will
also be compared to the voltage clamping limits listed in the manufacturer data sheet.
Results consistent with manufacturer provided data as well as a fast transient time is
desirable.
As documented in the previous chapter, TVS 7 and TVS 8 failed to appropriately
clamp voltage during a transient. This failure of TVS 7 and TVS 8 models coupled with
the previously mentioned breaking voltage discrepancies may indicate inaccuracies with
the simulation models. With this in mind, any further investigation using these models
will be abandoned and they will be removed from the selection pool. The remaining six
TVS diode models, TVS 1 through TVS 6, being considered for the energy dissipation
circuit are from Littelfuse Inc. An overview of their voltage clamping behavior can be seen
in Figure 5.17.
























Figure 5.17: Energy Dissipation Circuit Voltage Clamping Performance in a Bidirectional
SSCB Circuit
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In Figure 5.18, the time scale has been reduced to highlight the clamping knee.
The plot line color and style of each model has been maintained from the previous figure
with an overview of the clamping performance, Figure 5.17, as well as the figures
showcasing the current versus voltage comparison, Figure 5.16.























Figure 5.18: Energy Dissipation Circuit Voltage Clamping Performance in a Bidirectional
SSCB Circuit
As can be seen in Figure 5.18, there are three groups of voltage clamp responses.
This coincides with the three groups of individual stand-off voltage ratings: 530V (TVS
3), 380V (TVS 2, TVS 4, TVS 6), and 170V (TVS 1, TVS 5). Each one of these groups
were able to clamp voltage above the operating voltage of 1000V and below the more
limited clamp limit of 1440V .
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There is only one model rated at a stand-off voltage of 530V , TVS 3. Its
maximum peak voltage was 1167V . There is nothing overtly negative about the clamping
performance of this model. Though, as a reminder the solid-state switch to be used is
rated for 1200V .
There are three models rated at a stand-off voltage of 380V , TVS 2, TVS 6, and
TVS 4. The maximum peak voltage of this group was 1256V . These models did clamp
above the rated switch voltage, which would allow the SSCB to be operated at the rated
switch voltage if necessary.
There are two models rated at a stand-off voltage of 170V , TVS 1 and TVS 5. The
maximum peak voltage of this group was 1154V . These models performed well and like
the previous 530V model have a clamping voltage below the switch rated voltage.
Each one of these models performed well. Though, two groups with stand-off
voltages of 530V and 170V had clamping voltages below the switch rated voltage. There
is nothing in the selection criteria restricting these models, though using them would
mean the energy dissipation circuit is the limiting factor in the SSCB. A discreet view of
the clamping limits can be seen in Table 5.10.
Designation nEDC
VCL VCL,EDC VCL,SIM
(V ) (V ) (V )
TVS 1 6 170 1560 1154
TVS 2 3 380 1560 1256
TVS 3 2 750 1500 1167
TVS 4 3 380 1560 1254
TVS 5 6 170 1560 1154
TVS 6 3 380 1560 1255
Table 5.10: Energy Dissipation Circuit Clamping Voltage Comparison
The results displayed in Table 5.10 are accompanied with the estimated clamping
limit of the energy dissipation circuit, the individual device clamping limit, and the
number of devices required in series. Taking into account the switch rated voltage and the
number of devices required for each configuration, the three models rated at a stand-off
voltage of 380V (TVS 2, TVS 4, TVS 6) are prime candidates.
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Another aspect of performance to consider is the transient time, or how fast does
the energy dissipation circuit reach the clamping limit. A faster reaction time would
better protect any switch installed in parallel. The transient times were gathered from the
clamping performance figure. The starting point for measurement was the same for each




TVS 1 6 0.1581
TVS 2 3 0.1611
TVS 3 2 0.1612
TVS 4 3 0.1554
TVS 5 6 0.1561
TVS 6 3 0.1587
Table 5.11: Energy Dissipation Circuit Clamp Timing Comparison
The results displayed in Table 5.11 are accompanied with the number of devices
required in series. The difference between the fastest clamping time and the slowest
clamping time is less than 6ns. This means that all the TVS diode models performed well
and had similar transient response times.
Reviewing the overall clamping performance of each of the TVS diode models did
give insight into which models would performance best. Taking into account the previous
results that acknowledged the switch rated voltage of 1200V . The three models rated at a
stand-off voltage of 380V , TVS 4, TVS 6, and TVS 2, contained the first, fourth, and fifth
fastest response.
The fastest response in the selection pool being TVS 4 with a response time of
0.1554µs. A second choice would be TVS 6 with a response time of 0.1587µs. The
response time difference between these two models is 3.3ns, making either of these models
a good candidate.
As a reminder the model number difference between these two devices is related to
the pulse peak current rating. A model number with AK3 has a pulse peak current rating
of 3000A and a model number with AK6 has a pulse peak current rating of 6000A.
125
5.2.4 Energy Absorption
The energy absorption performance of each energy dissipation circuit was
simulated as detailed in Chapter 4.5.3 Simulation Setup and Test. The aspect of the
energy absorption performance under consideration is the maximum energy absorbed
during the clamping transient. The more energy absorbed by the energy dissipation
circuit, the less that will need to be absorbed by other components including the
solid-state switch. An overview of the energy absorption of each device during a clamping
performance can be seen in Figure 5.19.



























Figure 5.19: Energy Dissipation Circuit Energy Absorption Performance in a Bidirectional
SSCB Circuit
Measuring the amount of energy absorbed by the energy dissipation circuit at the
moment a clamping transient occurred was accomplished using the data collection method
as detailed in Chapter 4.5.3 Simulation Setup and Test. The data was normalized to the
just before the switching transient, thus capturing the summation of energy as it was
being absorbed by the energy dissipation circuit.
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In Figure 5.20 the time scale has been reduced highlighting the final transient
energy values. The plot line color and style of each model has been maintained from the
previous figure with an overview of the energy absorption, Figure 5.19, as well as the
figures showcasing the voltage clamping performance and current versus voltage
comparison.
























Figure 5.20: Energy Dissipation Circuit Energy Absorption Performance in a Bidirectional
SSCB Circuit
As can be seen in Figure 5.20, there are three groups of energy absorption final
values. This coincides with the three groups of individual stand-off voltage ratings: 530V ,
380V , and 170V . Each one of these groups were able to absorb over 80mJ of energy
within 8µs of the clamping transient.
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Each one of these models performed well. Though, two groups with stand-off
voltages of 530V and 170V had higher values of energy absorbed and the group with
stand-off voltages of 380V had the fastest transient time. A discreet view of the final




TVS 1 6 87.83
TVS 2 3 81.94
TVS 3 2 86.91
TVS 4 3 81.82
TVS 5 6 87.80
TVS 6 3 82.12
Table 5.12: Energy Dissipation Circuit Clamp Energy Comparison
There is only one model rated at a stand-off voltage of 530V ; TVS 3. The final
transient energy absorbed by this model was 86.91mJ . The energy transient took
approximately 6.5µs.
There are three models rated at a stand-off voltage of 380V ; TVS 2, TVS 6, and
TVS 4. The final transient energy absorbed by this group was approximately 82mJ . The
energy transient took approximately 5.5µs, which was the fastest time in the selection
pool.
There are two models rated at a stand-off voltage of 170V ; TVS 1 and TVS 5. The
final transient energy absorbed by this group was approximately 88mJ . The energy
transient took approximately 7µs, which was the slowest time in the selection pool.
The models rated at a stand-off voltage of 380V absorbed 6mJ of energy less than
the models rated at a stand-off voltage of 170V , but the transient experienced was 1.5µs
faster. Again, each one of these models performed well and a clear delineation can not be
made using energy absorption performance alone.
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CHAPTER 6
CONCLUSIONS AND FUTURE WORK
The following sections will fully explain the conclusions reached from the earlier
gathered results as well as other possible outcomes. These conclusion will contain final
decisions on primary components to be used as well as explain the reasoning in the
decision-making process.
6.1 Conclusions Format
The conclusions reached in this chapter will be divided into three main sections:
Energy Dissipation Circuit, Solid-State Switch, and Future Work. The EDC section will
cover the conclusions from the comparison of cost, activation range, and clamping
performance. The Solid-State Switch section will include detailed discussion on unbiased
comparison and hypothetical scenarios.
6.2 Energy Dissipation Circuit
In review, the results from the comparisons have been complied into Table 6.1.
These results will be discussed including any insights not previously covered, ending with
a single device being chosen for the EDC. Following this discussion values included in

































nedc 6 3 2 3 6 3 3 3
Vactive,EDC(V ) 540 420 440 420 540 420 420 420
Vcl,EDC(V ) 1560 1560 1500 1560 1560 1560 1560 1560
Vcl,SIM (V ) 1154 1256 1167 1254 1154 1255 1571 1575
Priceunit($) 57.75 100.75 142.00 50.12 47.06 77.60 93.29 46.41
Pricetotal($) 346.50 302.25 284.00 150.36 282.36 232.50 279.87 139.23
Pricewatt($/kW ) 0.02221 0.01938 0.01893 0.03213 0.03017 0.02484 0.01794 0.02975
tcl(µs) 0.1581 0.1611 0.1612 0.1554 0.1561 0.1587 - -
wEDC(mJ) 87.83 81.94 86.91 81.82 87.80 82.12 - -
Table 6.1: Energy Dissipation Circuit Comparison Criteria
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The cost comparison of the energy dissipation circuits resulted with TVS 6 being
the best overall. Though this model did not excel in any one metric, but was the best
middle ground between unit price, total price, and price per power rating.
The activation range comparison of the energy dissipation circuits resulted with
TVS 7 and TVS 8 being the best overall. These models were later eliminated from the
selection pool. The next models to be considered were TVS 2, TVS 6, and TVS 4. These
models provided the same activation range as the Bourns Inc. models and have a breaking
voltage range only 3V larger.
The clamping performance comparison of the energy dissipation circuits resulted
with TVS 2, TVS 6, and TVS 4 being best overall, meeting a stretch requirement of the
switch rated voltage. In particular the TVS 4 performed the best in the group in terms of
clamping speed, followed by the TVS 6.
The energy absorption comparison of the energy dissipation circuits resulted with
TVS 1 and TVS 5 performing best overall. These models absorbed approximately 6mJ
more than the other models, but did have a longer transient.
Considering each of the results concludes with the TVS diode model TVS 6 having
the best performance over all the comparison criteria considered.
6.2.1 EDC Normalized Comparison
The normalization of the EDC result values can be accomplished using Equation
6.1 and Equation 6.2. Completing this process will result in criteria values being the most
desirable as a value of one. If a criteria is more desirable to be higher than Equation 6.1
will be applied. If a criteria is more desirable to be lower than Equation 6.2 will be
applied.
V aluenormalized = 1− ((MAX − V alue)/1000) (6.1)
V aluenormalized = 1− ((V alue−MIN)/1000) (6.2)
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The results from the normalization process can be found in Table 6.2, with the
models from Bourns Inc. (TVS 7 and TVS 8) removed. A definitive answer as to which
EDC performed the best out of these criteria can be determined by summing the values in
each column. The highest total value means that particular model performed best overall

























nedc 0.996 0.999 1 0.999 0.996 0.999
Vactive,EDC(V ) 0.88 1 0.92 1 0.88 1
Vcl,EDC(V ) 1 1 1 1 1 1
Vcl,SIM (V ) 1 0.898 0.987 0.9 1 0.899
Priceunit($) 0.98866 0.94566 0.90441 0.99629 0.99935 0.96881
Pricetotal($) 0.79273 0.83698 0.85523 0.98887 0.85687 0.90673
Pricewatt($/kW ) 0.999996 0.999999 0.999999 0.999986 0.999988 0.999993
tcl(µs) 0.999997 0.999994 0.999994 1 0.999999 0.999997
wEDC(mJ) 1 0.99411 0.99908 0.99399 0.99997 0.99429
Total 8.657383 8.673743 8.665713 8.878136 8.732177 8.76782
Table 6.2: Energy Dissipation Circuit Comparison Criteria Normalized
Using the unbiased normalization review process resulted in the TVS 4 model
being the best overall, not the previously determined TVS 6 model. Though, the TVS 6
model was the next best with a difference slightly larger than 0.1 in totals. This result
reiterates the importance of an unbiased review process. Also, this result highlights an
opportunity for further review using weighted values for criteria deemed more desirable.
6.3 Solid-State Switch
At the completion of the analysis, design, and simulation phases, there was twenty
eight different criteria to compare for each solid-state switch. These criteria included
efficiencies at different temperatures, loads, and configurations. As well as cost
comparisons and thermal considerations. Ensuring an unbiased comparison over this wide
range of criteria would be difficult [100]. In an attempt to alleviate this burden, an
decision matrix will be developed.
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6.3.1 Decision Matrix
The decision matrix will consist of rows of criteria and columns of devices. The
value at the intersection of the criteria row and device column will correspond to the
results data gathered for that device in that criteria. These values can be seen in Table
6.3. The result values gathered will need to be further normalized and then weighted as
deemed appropriate by the application.
6.3.2 Normalized Values
Similar to the process completed for the EDC, the normalization of the result
values can be accomplished using Equation 6.3 and Equation 6.4. The difference being the
number of digits being applied. Remaining the same is that all of the result values in a
criteria are normalized to the most desirable value. For example, when considering
efficiencies the most desirable value is 100%, therefore applying Equation 6.3 will result in
the highest efficiency in that criteria being one. The difference from the highest value to
the lowest will remain. If the criteria is most desirable to have a small value, for instance
price, then Equation 6.4 will be used resulting in the lowest value being one. Again, the
difference in values is maintained.
V aluenormalized = 1− ((MAX − V alue)/100) (6.3)
V aluenormalized = 1− ((V alue−MIN)/100) (6.4)
The normalized values of the results values from Table 6.3 can be seen in Table
6.4. A decision can be made using these normalized values, by summing all the normalized
values in the device column. Due to the normalization process the most desirable value of
any criteria is one, with all other values being less than one. Therefore, the largest total
value is the best performing device overall. Keeping in mind that each of the normalized




























































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Table 6.4: Normalized Values with Criteria
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6.3.3 Weighted Values
If specific criteria were more or less desirable in a particular application the
normalized values could be weighted as such. The weighting of the normalized result
values can be accomplished using Equation 6.5, Equation 6.6, and Equation 6.7. The
weighted portion is the single portion of the total criteria.
Weightportion = 1/Totalcriteria (6.5)
In this case, with twenty eight different criteria a single criteria would normally
have 1/28th of the total. This value can be biased or skewed to favor specific criteria over
others, by using a weight factor.
Weightfactor = Weightportion × percentage (6.6)
The weight factor is simply a percentage of the weight portion. For example, if a
criteria is more critical for the desired application it can be weighted at 200%, but other
criteria must be reduced to maintain the same total percentage. The total percentage of
all the criteria must be equal to the number of different criteria; in this case 28. Applying
this weight factor to the normalized value will result in a weighted value.
V alueweighted = V aluenormalized × Weightfactor (6.7)
An example of using weighted values from the normalized values in Table 6.4 can
be seen in Table 6.5. Similarly with the normalized values, a decision can be made using
the weighted values summing all the weighted values in the device column. As of a result
of the normalization and weighting process the highest weighted value achievable will be
one. Therefore, the total closest to one will result in the best performing device overall. In
this example the best overall changed from Device 11 in normalized values to Device 3.




































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Table 6.5: Weighted Values with Criteria
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6.4 Application Notes
The following subsections detail three scenarios in which different operating
criteria have been deemed more desirable. These criteria have been weighted accordingly,
resulting in a different solid-state switch model that would be best suited. In an attempt
at simplicity, the weighted values table has been divided into two separate tables. One
table will display the weighted percentages applied to the criteria. Another table will
showcase the final totals of each model, with a gradient heat map applied. The heat map
will indicate the most desirable model in green, the least desirable in red, and yellow will
indicate the mid-grade.
6.4.1 Scenario 1
In this scenario, a SSCB is a component in a power distribution network. Steady
state operations in this system dictate specific operating parameters and requires
efficiency to be heavily weighted at almost any cost or thermal load. Specifically, the
bidirectional efficiency of the SSCB operating at 150◦C with a load demand at or
























Table 6.6: Weighted Criteria for Scenario 1
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The results from applying the weighted criteria for Scenario 1 can be seen in Table
6.7, as well as the equally weighted normalized total and change between the two totals. In
this scenario there was a total difference between the models of 0.00137. The model with
the highest total was Device 3. Followed by Device 11 at a difference of less than 0.003%.
Designation Normalized Total Weighted Total Difference
Device 1 0.995602 0.999001 +0.003399
Device 2 0.995330 0.998733 +0.003403
Device 3 0.992335 0.999198 +0.006863
Device 4 0.993623 0.998212 +0.004589
Device 5 0.995974 0.998116 +0.002142
Device 6 0.995571 0.997828 +0.002257
Device 7 0.995448 0.998208 +0.002760
Device 8 0.994553 0.998337 +0.003784
Device 9 0.992126 0.998792 +0.006666
Device 10 0.998156 0.998449 +0.000294
Device 11 0.999163 0.999171 +0.000008
Table 6.7: Weighted Totals for Scenario 1
Referring back to the normalized values, Table 6.4, Device 3 had the second
highest unit price and the best overall efficiency. This initial high cost would be an
acceptable burden over the loss in efficiency. Even if any cost savings did occur from using
a cheaper device they would be overrun by the constant and continuing cost of a lowered
transmission efficiency.
6.4.2 Scenario 2
Establishing a single operating criteria allows for a better engineered solution, but
this is not always feasible. In this scenario, a SSCB is a component in a local distribution
network of a microgrid. The SSCB is a part of the initial install of the system that is
located in the northern hemisphere temperature zone. In this case, there are two driving
factors: potential for colder operations and startup costs. The weighted criteria can be
skewed in more than one direction to favor devices that would operate well in a colder
environment while respecting the cost of each device. These desired parameters can be
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seen in Table 6.8, in which operating temperatures of 150◦C and 175◦C have been
























Table 6.8: Weighted Criteria for Scenario 2
The results from applying the weighted criteria for Scenario 2 can be seen in Table
6.9, as well as the equally weighted normalized total and change between the two totals.
In this scenario the model with the highest total was Device 11. Followed by Device 10 at
a difference of less than 0.118%.
Designation Normalized Total Weighted Total Difference
Device 1 0.995602 0.991863 -0.003739
Device 2 0.995330 0.991737 -0.003593
Device 3 0.992335 0.985003 -0.007332
Device 4 0.993623 0.988896 -0.004726
Device 5 0.995974 0.993411 -0.002562
Device 6 0.995571 0.993029 -0.002543
Device 7 0.995448 0.99221 -0.003237
Device 8 0.994553 0.990454 -0.004099
Device 9 0.992126 0.985178 -0.006948
Device 10 0.998156 0.998037 -0.000118
Device 11 0.999163 0.999219 +0.000056
Table 6.9: Weighted Totals for Scenario 2
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Referring back to the normalized values, Table 6.4, Device 11 had the best unit
price, best price per amp, and operated well at lower temperatures. The large difference in
the total weighted values came down to the cost considerations. Most of the devices
operate well overall, but the best efficiency has a premium cost.
6.4.3 Scenario 3
In this final scenario, a SSCB is installed as the isolation between a microgrid and
a home. The SSCB will be inside the home and will not be operated regularly. In fact the
owner may not understand how to operate the device and would prefer a “set it and
forget” solution. In this case, the weighted criteria for the extreme temperature ranges
would be suppressed. Also, thermal operating properties would be more of a concern. In
that a simplified cooling apparatus that would require little to no maintenance would be
preferred. These desired parameters can be seen in Table 6.10, in which operating
temperatures of -55◦C and 175◦C have been reduced. As well as the reduction of cost
























Table 6.10: Weighted Criteria for Scenario 3
The results from applying the weighted criteria for Scenario 3 can be seen in Table
6.11, as well as the equally weighted normalized total and change between the two totals.
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In this scenario the model with the highest total was Device 1. Followed by Device 11 at a
difference of less than 0.023%.
Designation Normalized Total Weighted Total Difference
Device 1 0.995602 0.999106 +0.003504
Device 2 0.995330 0.998399 +0.003069
Device 3 0.992335 0.998668 +0.006332
Device 4 0.993623 0.997758 +0.004135
Device 5 0.995974 0.998418 +0.002445
Device 6 0.995571 0.997868 +0.002297
Device 7 0.995448 0.998488 +0.003041
Device 8 0.994553 0.998139 +0.003586
Device 9 0.992126 0.998044 +0.005918
Device 10 0.998156 0.997839 -0.000317
Device 11 0.999163 0.998874 -0.000289
Table 6.11: Weighted Totals for Scenario 3
Referring back to the normalized values, Table 6.4, Device 7 model had the highest
thermal values. Device 1 was in the mid-range of the devices thermally, but excelled in
efficiency at ambient temperatures. This coupled with the reduced importance placed on
cost led to Device 1’s success in this scenario.
6.5 Insights
Demonstrated through the EDC component choice process in Section 6.2.1,
normalizing values can be applied to reach an unbiased conclusion. In which after
reviewing the normalized values the best device was different than the original conclusion.
In the end, the TVS 4 model was the best suited device and should be implemented in a
SSCB. Using those same normalized values a decision matrix could be developed.
This decision matrix can be used to aid in the component choice process. In which
a device can be chosen that best suits the needs of an application. Those needs do not
need to be singular in aspect, but can be multifaceted and vary with importance. Even
still, the most desired criteria does not need to be known and the use of suppressing the
least desired can reach a reasonable solution.
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In this thesis an area of focus was power transmission or distribution, which fit
closely to Scenario 1, in Section 6.4.1. That case led to the solid-state switch model
Device 3 being the best suited for the application. A more economical secondary choice
would be Device 11. In review of the normalized value table and the data gathered, this is
a reasonable conclusion and Device 3 should be further pursued as a solution for high
efficiency SSCBs.
6.6 Recommendations and Future Work
Recommendations for continuing this work are in the area of design and
simulation. An area of design that would be useful to explore is removing the redundant
gate circuit in a bidirectional SSCB. This would mean removing one of the independent
voltage sources and external gate resistors [71]. This may improve real world SSCB
control by eliminating a possibility of timing mismatch.
One clear improvement that can be made is the estimated junction temperature
curve versus on-state resistance for the United Silicon Carbide models; (TVS 5, TVS 6,
TVS 7). A single curve was used for all three models and that curve was estimated from
the manufacturer’s data sheet. Time could be spent creating a better fit curve or
contacting the manufacturer directly for the curve data.
Another aspect of simulation improvement can be made in the use of LTspice
simulation options. The options used were to ensure the a timely completion of each of
the simulations. Also, the same options were used when simulating each model. Custom
fitting the options for each model may be beneficial as well as allowing more time for
simulation completion.
Future work in simulation optimization can be achieved with few modifications.
The framework for running simulations in LTspice from Matlab with automatic data
collection is already completed. As well as, having all of the circuit values be scripted
variables in Matlab. This means that every component value or option, be it the external
gate resistance or the number of source steps allowed, can be easily changed or cycled to
find the optimal value.
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CHAPTER 7
EXPERIMENTAL SETUP AND TEST
The following experimental test fixture design would allow the previously simulated
SSCB circuits to be fully realized allowing for confirmation of primary components. This
test fixture could be applied to a bidirectional or unidirectional SSCB circuit. Any
limiting parameters or necessary testing conditions will be explained as needed.
7.1 Experimental Format
The experimental test fixture design will be segregated into two sections
encompassing the test fixture design and simulation. The test fixture design will be
further divided in to subsections covering the analysis and methodology of each section of
the test fixture, as well as implementation. The simulation section will realize the
implementation of each test fixture portion, producing a simulated transient response.
7.2 Test Fixture
The test fixture itself can be divided into five main sections: charge circuit,
capacitor bank, discharge circuit, device under test (DUT), and load. Each one of the
sections has specific design considerations that will be covered in their respective









Figure 7.1: SSCB Short Circuit Test Fixture Block Diagram
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In Figure 7.1, it can be seen that the charge circuit will supply the capacitor bank.
This capacitor bank will have enough energy to complete a single short circuit test. The
charge circuit will then be galvanically isolated from the test fixture prior to testing. The
capacitor bank will provide all voltage and current to the device under test. The amount
of current provided will be determined by the load demand. Finally, the discharge circuit
will be used to remove any remaining energy in the capacitor bank after testing. The
discharge circuit, device under test, and load will be isolated from each other with a
remote switching device.
7.2.1 Charging Circuit
The charging circuit has four main components: voltage source, charge resistor,
blocking diode, and galvanic isolation switches. The orientation of these components can







Figure 7.2: Charging Circuit Portion of SSCB Short Circuit Test Fixture
The voltage source can be any power supply that has a maximum voltage level at
or above the desired testing voltage. Specifically, the voltage source can have any current
supply limit, but must be able to provide enough potential to charge the capacitors. The
current supply limit only affects the charging time of the capacitor bank. In short, a high
voltage low current supply will meet the needs of this thesis, in addition power supplies of
this makeup tend to be more economical.
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The charge resistor also affects the charging time of the capacitor bank as well as
the inrush current. This component may not be necessary if the voltage supply being used
has a low enough current supply limit. Most commonly when designing a charge circuit
for capacitors, the capacitor ripple current limit is the most limiting factor. In this case,
DC voltage is being supplied, therefore no ripple is present and a charge resistor is
unnecessary.
The blocking diode will prevent any current flow from the capacitor bank to the
voltage source. Internal to most power sources exist a discharge circuit. This circuit if left
connected without a blocking diode would force the galvanic switch to break the voltage of
the capacitor bank. Due to the installation of this blocking diode a lower rated switch can
be used as long as a strict order of operations is maintained. As in, the galvanic switch is
only operated when the voltage source is not operating.
A galvanic isolation switch will isolate the power supply from the test fixture and
from the text fixture ground as well. This type of isolation is necessary due to the high
energy discharge during testing. This type of discharge may trip safety devices within the
power supply or damage the power supply itself.
7.2.2 Implementation
The variables previously discussed in this section and their values, either derived
by design or determined by manufacturer are displayed in Table 7.1. The specific
components chosen to fulfill the above design parameters in Table 7.1 and displayed with
their relevant values in Table 7.2.
Variable Units Value
Vbus (V ) 1000
Rcharge (Ω) 0
Dblocking (V ) 1000
SWgalvanic (mA) 20
Table 7.1: Charge Circuit Derived Values for the SSCB Shorting Test Fixture
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Vbus Rcharge Dblocking SWgalvanic
Manufacturer Power Designs - IXYS Altech Corp.
Model 1544 - UGE1112AY4 KEM340UL Y/R
Vrated (V ) 3012 - 8000 600
Irated (A) 20m - 2 40
Rrated (Ω) - - - -
Table 7.2: Charge Circuit Components of the SSCB Shorting Test Fixture
7.2.3 Capacitor Bank
The capacitor bank has two main components: a capacitor network and a
balancing resistor network as seen in the previous charging circuit diagram, Figure 7.2.
The capacitor bank is fully isolated from the power supply by the galvanic switches during
testing. Further still, the capacitor bank is isolated from the DUT by a remote switch.
The remote switch does not need to provide galvanic isolation and can be a solid-state
device. Though, the remote switch must be rated for the transient current. This same
remote switch will be used elsewhere in the test fixture including the discharge circuit and
load, and will be covered in detail in Section 7.2.9.2.
7.2.3.1 Capacitance Value
Choosing a specific capacitor or capacitors requires knowing the desired
capacitance value of the entire bank. This can be determined from the capacitor discharge
equation, Equation 7.1 [3]. In which the final voltage of a capacitor after a discharge event
can be determined from the initial voltage of the capacitor, resistance in the discharge
path, total capacitance value of the capacitor, and the total discharge time of the event.
Vc = Vo e
−t
R C (7.1)
In this case we desire to know the capacitance value (C) and can rearrange 7.1 to
suit our needs, as seen in Equation 7.2. Therefore, we must determine the resistance in
the discharge path (R), initial capacitor voltage (Vo), the final capacitor voltage (Vc), and
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The resistance in the discharge path of the capacitor bank can be estimated as
being the same as the shorting load value. A more precise value can be determined using
the resistance of the DUT, remote switches, cabling as well as the steady state resistive
load in parallel with the shorting load. This determination can be seen in Equation 7.3.









The initial voltage of the capacitor bank is the testing voltage for the DUT. In
other words, the desired potential to be experienced by the DUT, determines the voltage
charge on the capacitor bank. This can also be considered to be the test fixture bus
voltage. This value is arbitrary and determined by the designer.
The final voltage of the capacitor bank is the desired voltage level to be reached
after a discharge event. This loss in voltage is referred to as voltage droop and is normally
measured in percent dropped, as seen in Equation 7.4. A voltage source or bus voltage
that has the ability to maintain its potential after a discharge event would have a small
voltage droop and be considered a stiff source. An example of a small voltage droop is 1%,
but a more reasonable value would be 5% or even 10% drop in bus voltage. As with the
initial voltage, the final capacitor voltage is an arbitrary value and determined by the
designer.
Vfinal = Vbus − (Vbus ×%droop) (7.4)
The desired time to transition between initial and final capacitor bank voltages is
the discharge time. This time value, like the voltage values, is arbitrarily defined by the
designer. A normal industry expectation for a circuit breaker to clear any fault is
approximately 500ms. Taking care to ensure enough energy is being supplied throughout
this time duration would more than suffice most testing purposes. As noted in Chapter
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2.5 Literature Review, SSCBs response time is in the micro-seconds and significantly
shorter discharge time can be adopted.
Equation 7.2 can be redefined as Equation 7.5, in which the following variables
have been defined: the desired capacitance value (Cdesired), the resistance in the discharge
path (Rmax), the initial capacitor bank voltage (Vcap,o), the final capacitor bank voltage






Once a total capacitor value has been determined, specific components can be
chosen. In most cases a single capacitor will not meet the application requirements.
Therefore a capacitor network will need to be designed. This network could include
capacitors in series as well as in parallel and could be thought of as a matrix of capacitors,
as seen in Figure 7.3. Where the number of capacitors in series is equivalent to the rows,












Figure 7.3: Capacitor Bank Matrix
The number of capacitors placed in series is determined by the desired testing
voltage and the rated operating voltage of the capacitor. In that a single capacitor may
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not be rated to withstand the full bus voltage. Therefore the number of required
capacitors is determined by dividing the initial voltage of the capacitor bank by the rated
voltage of an individual capacitor. This determination can be seen in Equation 7.6, in





Placing capacitors in series reduces the effective capacitance. Therefore, parallel
branches must be added to increase the capacitance to the desired level. Each parallel
branch is dependent on this desired capacitance level, the individual capacitor value, and
of course the number of capacitors in series. This determination can be seen in Equation
7.7. Much the same as with the series number of capacitors, the result of the parallel
branches must be rounded up to the next whole number. This may result in a capacitance






The capacitor selection process has many variables that can end with varying
results, but all are dependent on the application requirements. As previously discussed,
the number of individual capacitors in the capacitor bank will vary with model. If the
desired total capacitance level has a tight tolerance, then smaller individual capacitors
would be better suited. The smaller increments of capacitance would afford a higher
fidelity in control, though achieving an exact number is unlikely.
Having a large number of capacitors introduces it’s own set of variables; including
individual capacitor tolerances and cost. Individual capacitors have manufactured
tolerances and will cause variances even within the same component model family. This
variance can create a situation in which an individual capacitor experiences and over
voltage condition. Understanding the severity of a potential over voltage condition can
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help guide component choice. This can be accomplished using Equation 7.8 in which the
series number of capacitors is greater than one and the tolerance value is set by the
manufacturer; which normally is 20%.
Vvariance = Vcap,o ×
(100% + %tolerance)
(100% + %tolerance) + (mcap − 1)× (100%−%tolerance)
(7.8)
Another aspect of component choice is price. Much like the previous analysis with
solid-state switches, this can be expressed in price per device (Priceunit), total price
(Pricetotal), or price per energy density (Priceenergy). Determining the total price can be
accomplished using Equation 7.9, which is dependent on the single device price and the
earlier defined rows and columns of the capacitor matrix.
Pricetotal = Priceunit ×mcap × ncap (7.9)
Determining the price per energy density can be accomplished using Equation
7.10, which is dependent on the single device price and the energy density of the device.
The energy density can be calculated using the individual capacitor value and the








× Csingle × V 2rated (7.11)
7.2.3.3 Balancing Network
Once a suitable capacitor has been chosen an accompanying balancing network
must be designed. This balancing network will ensure even charging and discharging of
the capacitor bank. Maintaining an even charge on the capacitor bank will promote
component longevity and reduce the chances of failures. The individual resistors in the






















Figure 7.4: Resistor Network Matrix
There are two main considerations when designing a resistor balancing network.
First, the resistance value of each resistor (Rbalance). Second, the expected power
dissipation of each resistor, (PR,balance). The resistance value is dependent on the number
of capacitors in series, the rated voltage of each capacitor, the leakage current of each
capacitor, and the applied voltage to the entire capacitor bank or bus voltage. These
dependencies can be seen in Equation 7.12.
Rbalance =
(mcap × Vrated − Vcap,o)
Ileakage
(7.12)
The most leakage current values are determined by the manufacturer for specific
models and capacitance values. For instance, KEMET’s ALS70/71 series of capacitors the
leakage current is defined for two groups of capacitance. If rated capacitance is < 330,000
µF , then leakage current is equal to Equation 7.13 or 6,000 µA, whichever is smaller. If
rated capacitance is ≥ 330,000 µF , then leakage current is 16,000 µA.
Ileakage(µA) = 0.006× Crated(µF )× Vrated(V DC) (7.13)
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The expected power dissipated by each resistor can be determined using the
previously determined resistance value from Equation 7.12 as well as the previously





The variables previously discussed in this section and their values, either derived
by design or determined by manufacturer are displayed in Table 7.3. The specific
components chosen to fulfill the above design parameters in Table 7.3 and displayed with
their relevant values in Table 7.4.
Variable Units Value
Vcap,o (V ) 1000
%droop (%) 10

















Csingle (µF ) 13000
Vrated (V ) 500
Rbalance (kΩ) 100
Ileakage (µA) 6000
PR,balance (W ) 3.6




Model ALS70A133QT500 3550 Series
Vrated (V ) 500 300
Irated (A) 26.5 -
Rrated (Ω) 23 100k
Prated (W ) - 5
Crated (F ) 13m -
Cbank (F ) 8.6667m -
Table 7.4: Capacitor Bank Components for the SSCB Shorting Test Fixture
Electronic component distributors were surveyed for potential capacitor bank
components, resulting in 6751 candidates. Applying the previously described comparison
criteria for capacitors will alleviate some of the burden of choosing a specific component.
The first step in the down selection process should be to sort the selection pool by
Priceenergy, this will reveal the most energy dense components for the price. Next, review
the top 25 candidates for other desired criteria such as number of required capacitors,
total bank capacitance, or impedance.
The comparison of desired criteria depends on the application. In this case, the
capacitor bank should have the ability to withstand 1250V , expecting a 10% droop, with a
desired total capacitance of 1.49276mF . Within the top candidates the model that most
closely fit the desired total bank capacitance was the United Chemi-Con:
ESMQ451VSN561MR505, with a total capacitance of 1.49333mF . Though, this model
would require four columns of eight capacitors for a total of twenty four. This number of
capacitors is undesirable. A second candidate with a more reasonable total was the
Kemet: ALS70A752NJ400. This model would only require one column of four capacitors,
with a total capacitance of 1.875mF .
In the end the capacitor model that was chosen allows for the experimental test
fixture to take full advantage of the chosen power supply capabilities. This means the
desired withstand voltage was changed to 3000V . With this change, the Kemet:
ALS70A133QT500 became the desired model, requiring only a single column of six
capacitors to meet this threshold. The configuration of the capacitor bank can be changed
to meet the needs of the application. In this instance the single column of six capacitors
would be reconfigured to be two columns of three capacitors each.
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7.2.5 Discharging Circuit
Discharge circuits help facilitate the removal of stored energy in the system, in a
timely manner. A test fixture of this capacitance level without a discharge circuit would
take a considerable amount of time to reach a safe voltage level. When designed, installed,
and used properly a discharge circuit is key to personnel safety. The discharge circuit has




Figure 7.5: Discharging Circuit Portion of SSCB Short Circuit Test Fixture
The value of the resistive load can be determined using the capacitor discharge
equation, as seen in Equation 7.1, but rearranged to solve for the resistance value. In
Equation 7.15, the capacitor voltage would be considered to be initial capacitor bank
voltage and the final voltage would be near zero. The discharge time is arbitrarily defined





Much like the balancing resistors, another aspect of the resistive load that must be
taken into account is the expected power dissipation of the discharge resistor or resistors.
Determining the expected power dissipation can be accomplished using a simple power
equation, as seen in Equation 7.16. This power equation is similar to the balancing
resistor power equation, but the bus voltage is not divided by the number of capacitors.
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The final component of the discharge circuit is the remote switch. As previously
mentioned, the remote switch will be used elsewhere in the test fixture and will be covered
in detail in Section 7.2.9.2.
7.2.6 Implementation
The variables previously discussed in this section and their values, either derived
by design or determined by manufacturer are displayed in Table 7.5. The specific
components chosen to fulfill the above design parameters in Table 7.5 and displayed with
their relevant values in Table 7.6.
Variable Units Value
Vcap,o (V ) 1000




PR,discharge (W ) 200
Table 7.5: Discharge Circuit Derived Values of the SSCB Shorting Test Fixture
Rdischarge SW4
Manufacturer TE IXYS
Model E12 Series IXBF50N360
Vrated (V ) 2500 3600
Irated (A) - 420
Rrated (Ω) 10k 1.566
Prated (W ) 100 -
Table 7.6: Discharge Circuit Components for the SSCB Shorting Test Fixture
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7.2.7 Device Under Test
The purpose of this experimental test fixture is to supply enough voltage and
current to a device under test (DUT) in order to verify the performance characteristics. In
the DUT portion of this test fixture there are three main components being




Figure 7.6: Device Under Test Portion of SSCB Short Circuit Test Fixture
In the case of this thesis the DUT would be a SSCB of either unidirectional or
bidirectional configuration. Though any circuit breaker type or design can be tested in
this experimental test fixture. The DUT is connected to the capacitor bank via
interconnecting cabling through a remote switch. Similarly, the DUT is connected to the
load via interconnecting cabling, though a remote switch is not necessary in this portion
of the test fixture.
The interconnecting cabling can be of almost any configuration, as long as it meets
the current carrying requirements of the test. The maximum current of the test, which is
the same as the current during a shorting transient, can be determined by Ohm’s law. An
estimate can be determined using the shorting load or a more precise value can be





Once the amount of current is determined an appropriate current carrying
conductor can be determined. This conductor will have an inherent resistance.
Accounting for this resistance in the discharge path will determine a more accurate
capacitance value, as seen in Equation 7.3. An industry standard interconnecting cable,
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often used in high current applications is 4/0AWG cabling. This size of cabling has an
ampacity of 206A at 90◦C or less per conductor. As well as an estimated resistance of
0.1608mΩ for every 1m in length.
7.2.8 Implementation
The variables previously discussed in this section and their values, either derived
by design or determined by manufacturer are displayed in Table 7.7. The specific
components chosen to fulfill the above design parameters in Table 7.7 and displayed with
their relevant values in Table 7.8.
Variable Units Value
Vcap,o (V ) 1000
Imax (A) 157.277
Rmax (Ω) 6.35819
Table 7.7: DUT Portion Derived Values of the SSCB Shorting Test Fixture
DUT Rcable SW1
Manufacturer Microchip Technology - IXYS
Model MSCO80SMA120J 4/0 IXBF50N360
Vrated (V ) 1200 - 3600
Irated (A) 37 206 420
Rrated (Ω) 160m 0.3216 1.566
Length (m) - 2 -
Table 7.8: DUT Portion Components for the SSCB Shorting Test Fixture
It is worth noting that the EDC component chosen to be simulated was the
Littelfuse Inc.: AK3-680C. This component choice as well as the EDC as a whole does not
impact any design decisions of the experimental test fixture. As a reminder, the Littelfuse
Inc.: AK3-680C had the highest normalized value score of the selection pool.
7.2.9 Load
The load circuit determines the steady state current as well as the shorting current.
In this portion of the test fixture there are four main components: the resistive load, the





Figure 7.7: Load Portion of SSCB Short Circuit Test Fixture
7.2.9.1 Resistive Loads
The resistive load values determine the steady state load current and the shorting
transient current. The steady state full load value is dependent on the DUT current
capabilities. In this thesis full load is considered to be 30Ω, as seen in previous chapters.
This full load can be used to estimated the steady state current, but a more precise value
can be determined using Equation 7.18. In which the resistances of all the components in





Rsteady state = RSW,1 +Rcable +RDUT +Rcable +Rload +RSW,2 (7.19)
The desired shorting current limit is dependent on the EDC or vice versa. An
earlier determination of the shorting load value was made in Chapter 3: Analysis and
Design Section 3.4.3.1. In which Equation 3.28 was used to determine the shorting load
value for this thesis to be 3Ω. This values was used to determine the maximum current
during a shorting transient as seen in Equation 7.17.
7.2.9.2 Remote Switches
The two main aspects of using remote switching devices are safety and control. As
for safety, using remote switching devices allows lab personnel the ability to operate the
test fixture from a distance outside any arc flash boundary. Also, remote operation allows
158
for the automation of the testing sequence and data collection. In particular the
coordiation of test equipment, such as oscilloscopes to capture the shorting transient.
7.2.9.3 Inductive Load
Choosing a specific inductor starts with knowing the desired inductance value.
This can be determined from the inductor charge equation, Equation 7.20. In which the
final current of an inductor after a charge event can be determined from the initial current
of the inductor, resistance in the charge path, total inductance value of the inductor, and








In this case we desire to know the inductance value (L) and can rearrange 7.20 to
suit our needs, as seen in Equation 7.21. Therefore, we must determine the resistance in
the charge path (R), initial inductor current (Io), the final inductor current (Il), and the







The initial inductive load current can be considered the same as the shorting
current, as determined from Equation 7.17. The final inductive load current is similar to
the shorting current but is calculated using the final voltage after the desired droop, as
determined using Equation 7.22. The series resistance was earlier defined in Equation 7.3
and has not changed. Much like the discharge time of the capacitor bank, the charge time
of the inductive load is arbitrarily defined by the designer.
Idroop =
Vcap,o − (Vcap,o ×%droop)
Rmax
(7.22)
Equation 7.21 can be redefined as Equation 7.23, in which the following variables
have been defined: the desired inductance value (Ldesired), the resistance in the charge
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path (Rmax), the initial inductive load current (Isteady state), the final inductive load







Once the inductive load value is determined an inductor can be selected from an
electronic component distributor. More than likely the exact desired value will not be
available. An alternative to purchasing a component is to design and make a custom
component. The equation for inductance in an air coil, Equation 7.24, can be used to
determine the design parameters for a custom inductor [3].




The permeability of free space (µo) is a known value of 0.4π × 10−8, as well as the
permeability of core (µr), which is air and has a value of 1. The area of the inductor must
be arbitrarily chosen by the designer. Keep in mind implementation of the design when
deciding this value and chose an appropriate value. The flexibility of the cabling used
could limit the diameter of the desired inductor. The same cabling used for the
interconnection of the device under test could be re-appropriated for the inductor. The
length of the inductor can be determined by the diameter of the cabling used and the
number of turns. Therefore the length variable in Equation 7.24 should be substituted
accordingly. Once these values are determined, the Equation 7.24 can be rearranged to
solve for the number of turns in the inductor, as seen in Equation 7.25 [3].
turns =
Ldesired × Dcable





The final turns value should be rounded up to the nearest whole number, this will
facilitate implementation. Then, a new inductor value should be calculated using the new




The variables previously discussed in this section and their values, either derived
by design or determined by manufacturer are displayed in Table 7.9. The specific
components chosen to fulfill the above design parameters in Table 7.9 and displayed with
their relevant values in Table 7.10.
Variable Units Value
Vcap,o (V ) 1000
Istead state (A) 29.4679















µo - 0.4π × 10−8
Table 7.9: Load Portion Derived Values of the SSCB Shorting Test Fixture
Lload Rload Rshort SW3,4
Manufacturer - TE TE IXYS
Model - E12 Series E12 Series IXBF50N360
Vrated (V ) - 2500 2500 3600
Irated (A) - - - 420
Rrated (Ω) - 30 3 1.566
Prated (W ) - 50 50 -
Lrated (H) 140.63µ - - -
Table 7.10: Load Portion Components for the SSCB Shorting Test Fixture
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7.2.11 Final Design
As previously determined, the test fixture has five main sections: charge circuit,
capacitor bank, discharge circuit, device under test, and load. Using the above design














Figure 7.8: SSCB Short Circuit Test Fixture
7.2.12 Charging
A charging sequence of the capacitor bank has been completed using the simulated
circuit seen in Figure 7.9. This charging sequence has a duration of 526s or 8m and 46s
having been initiated at 0V and ending at 1000V .





































.param Vint = 0
.param Von = 1
.param Td_c = ({Vd} + 1m)
.param Tr = 0.1u
.param Tf = 0.1u
.param Ton_c = 530
.param Tp_c = (2*{Ton_c})
.param N = 1
.param Vo = 0
.param Vf = 1000
.param Vd = 1m
.param Vtr = 1u
.param Vtf = 1u
.param Vt = (1m + {Ton_c})
.param Vp = (2*{Vt})
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.model SPST SW(Ron=1n Roff=1Meg Vt=0.5 Vh=-0.4)
.model LimiterDiode D(Ron=0, Ilimit=20m)
.model UGE1112AY4 D(BV=8000, IBV=1m, Iave=2, diss=2.5)
.tran {TEST}
.ic V(bank)=0
.param TEST = (10k + {Ton_c})
.param Cbank = 13000u
.param Rbal = 100k
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Circuits\TFcharge.asc  --- 
Figure 7.9: SSCB Short Circuit Test Fixture Charging Sequence Simulation
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Allowing the capacitor bank to discharge to a safe voltage level without
intervention would take an unreasonable amount of time. As simulated, after more than
4, 000s or over an hour the capacitor bank reached low voltage, < 50V . This behavior can
be seen in Figure 7.10.




















Capacitor Bank Charging Sequence
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Figure 7.10: SSCB Short Circuit Test Fixture Charging Sequence Behavioral Waveform
This result reiterates the fact a discharge circuit is necessary in this test fixture




A discharging sequence of the capacitor bank has been completed using the
simulated circuit seen in Figure 7.11. The discharging sequence has a duration of 289s or
4m and 49s having been initiated at 1000V and ending with less than 1V . The behavior


































.param Vint = 0
.param Von = 1
.param Td_c = 1m
.param Tr = 0.1u
.param Tf = 0.1u
.param Ton_c = 310
.param Tp_c = (2*{Ton_c})
.param N = 1
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.model SPST SW(Ron=1n Roff=1Meg Vt=0.5 Vh=-0.4)
.model LimiterDiode D(Ron=0, Ilimit=20m)
.tran {TEST}
.ic V(bank)=1k
.param TEST = (10 + {Ton_c})
.param Cbank = 13000u
.param Rbal = 100k
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Circuits\TFdischarge.asc  --- 
Figure 7.11: SSCB Short Circuit Test Fixture Discharging Sequence Simulation
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Figure 7.12: SSCB Short Circuit Test Fixture Discharging Sequence Behavioral Waveform
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7.2.12.2 Recharging
The experimental test fixture may not always be fully discharged between tests.
Estimating how long a potential recharging sequence has been completed using the
simulated circuit seen in Figure 7.13. The recharging sequence was initiated after a
charging sequence and shorting transient. The charging sequence was initiated at 0V with
the shorting transient being initiated at 1000V , lasting for 1ms. As can be seen in Figure
7.14, the capacitor bank dipped to 954V with a recharging duration of 26.4s.




























































.param Td_r = ({Td_s} + 5m)
.param Ton_r = 530
.param Tp_r = (2*{Ton_r})
.param Vo = 0
.param Vf = 1000
.param Vd = 1m
.param Vtr = 1u
.param Vtf = 1u
.param Vt = {TEST}
.param Vp = (2*{Vt})
.options GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.model SPST SW(Ron=1n Roff=1Meg Vt=0.5 Vh=-0.4)
.model LimiterDiode D(Ron=0, Ilimit=20m)
.model UGE1112AY4 D(BV=8000, IBV=1m, Iave=2, diss=2.5)
.tran {TEST}
.ic V(bank)=0
.param TEST = (600 + {Ton_c})
.param Cbank = 13000u
.param Rbal = 100k
.param Vint = 0
.param Von = 1
.param Td_c = ({Vd} + 1m)
.param Tr = 0.1u
.param Tf = 0.1u
.param Ton_c = 600
.param Tp_c = (2*{Ton_c})
.param N = 1
.param Td_s = ({Ton_c} + 2m)
.param Ton_s = 1m
.param Tp_s = (2*{Ton_s})
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Circuits\TFrecharge.asc  --- 
Figure 7.13: SSCB Short Circuit Test Fixture Recharging Sequence Simulation

















Capacitor Bank Recharging Sequence
V
bank
Figure 7.14: SSCB Short Circuit Test Fixture Recharging Sequence Behavioral Waveform
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7.2.12.3 Shorting Transient Simulation
A simulated shorting transient sequence was completed using the circuit seen in
Figure 7.15. At the start of the simulation the capacitor bank was initially charged to
1000V . Then a particular timing sequence of switches was enacted. That sequence is as
follows: at 1ms the load was connected (SW2), at 2ms the DUT was connected (SW1), at
3ms the DUT was operated, and at 4ms the shorting load was connected (SW3). As can
be seen in Figure 7.16, the capacitor bank discharged 5V during the steady state portion

























































































































































.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Components\IXBF50N360\ixbf50n360.lib
.ic V(bank)={Vbank_o}
.param TEST = 10m
.param Vbank_o = 1000
.param Lload = 140.63u
.param Rload = 30
.param Rshort = 3
.param Rdischarge = 100k
.param Cbank = 13000u
.param Rbal = 100k
.param Rcable = 0.3216m
.param Vint = 0
.param Von = 15
.param Tr = 420n
.param Tf = 1750n
.param Ton = {TEST}
.param Tp = (2*{Ton})
.param N = 1
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\MicrochipTech\MSCxxxSMA12020190212_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(Tj)={VTj} V(Vg1)={VgI} V(Vg2)={VgI}
.param VgI = -5
.param VgF = 20
.param VgD = Td_sw
.param VgTr = 0.4e-08
.param VgTf = 1.5e-08
.param VgO = 2m
.param Rgate = 4
.param RTc = 1.0e08
.param VTj = 25
.param Td_dut = 2m
.param Td_sw = 3m
.param Td_load = 1m
.param Td_s = 4m
.param Td_ds = 10m
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Circuits\TFsimulation.asc  --- 
Figure 7.15: SSCB Short Circuit Test Fixture Simulation
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Figure 7.16: SSCB Short Circuit Test Fixture Shorting Transient Sequence
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The affect of the shorting transient on the DUT can be seen in Figure 7.17, in
which the difference between the input voltage and output voltage across the DUT is
displayed with the current experienced by the DUT.
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Figure 7.17: SSCB Short Circuit Test Fixture Shorting Transient Behavioral Waveform
The DUT was able to withstand the full bus voltage prior to closing at time 3ms.
Once closed, the voltage across the DUT dropped to near 4V with a steady state current
of approximately 33A. Then the shorting transient was initiated at 4ms and the voltage
drop across the DUT peaked near 46V with a current peak of 336A. During the shorting
transient the DUT was opened, causing a voltage protection clamping event to occur.
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This protection event can be seen more closely in Figure 7.18, in which the time
scale has been reduced to highlight the event. In Figure 7.18 it can be seen that the
voltage peaked at 1271V with 323A of current present. The event was completed in less
than 0.1ms, returning the voltage to 959V across the DUT and 0A of current present.







































Figure 7.18: SSCB Short Circuit Test Fixture Shorting Transient Protection Event
In conclusion the simulation of the experimental test fixture was a complete
success. The test fixture can be charged, discharged, or recharged in a timely manner.
The steady state efficiency of the DUT can be measured using the voltage and current, as
seen in Figure 7.15 at the 3ms to 4ms time point. Also, the clamping response of the
EDC can be reviewed as seen at the 5ms time point. Overall, I have confidence in moving
forward with this design of an experimental test fixture.
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.dc V_source {Vstart} {Vstop} {Vinc}
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-3 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOV\laseries1_temp.lib
.param Vstart = 0
.param Vstop = 2000
.param Vinc = 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\MOV_IV.asc  --- 












.dc V_source {Vstart} {Vstop} {Vinc}
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-3 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
.param Vstart = 0
.param Vstop = 2000
.param Vinc = 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\TVS_IV.asc  --- 
Figure B.9: TVS Diode Littelfuse AK10530C I-V Curve Circuit
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Infineon\CoolSiC_MOSFET_1200V_G1_30-350mOhm_1.1_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -0.1
.param VgF = 18
.param VgD = 0.5
.param VgTr = 1.7e-08
.param VgTf = 1.2e-08
.param VgO = 0.5
.param Rgate = 1
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
.param VTc 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Infineon\IMW120R060M1H\SwitchEfficiency\SSCB_uni_Inf.asc  --- 
Figure B.10: Unidirectional Efficiency of Device 1
Vgate


















.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Littelfuse\LSIC1MO120E0080_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 1.0e-08
.param VgTf = 0.6e-08
.param VgO = 0.5
.param Rgate = 2
.step param Rload 30 100 1
.step param Tj list -55 25 150 175
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Littelfuse\LSIC1MO120E0080\SwitchEfficiency\SSCB_uni_Littelfuse.asc  --- 
Figure B.11: Unidirectional Efficiency of Device 2
Vgate
























.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\MicrochipTech\MSCxxxSMA12020190212_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10
.ic V(input)={Vin} V(Tj)={VTj} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 0.4e-08
.param VgTf = 1.5e-08
.param VgO = 0.5
.param Rgate = 4
.step param Rload 30 100 1
.param RTc 1.0e08
.step param VTj list -55 25 150 175
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\MicrochipTech\MSC080SMA120J\SwitchEfficiency\SSCB_uni_MicroT.asc  --- 
Figure B.12: Unidirectional Efficiency of Device 3
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Rohm\SCT3080KL_LT_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg)={VgI}
.param Vin = 1000
.param VgI = 0
.param VgF = 18
.param VgD = 0.5
.param VgTr = 2.7e-08
.param VgTf = 2.4e-08
.param VgO = 0.5
.step param Rload 30 100 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Rohm\SCT3080KLGC11\SwitchEfficiency\SSCB_uni_Rohm.asc  --- 


















.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3N120070K3S_temp.301
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -18
.param VgF = 0
.param VgD = 0.5
.param VgTr = 2.5e-08
.param VgTf = 3.9e-08
.param VgO = 0.5
.param Rgate = 1
.step param Rload 30 100 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3N120070K3S\SwitchEfficiency\SSCB_uni_USiC.asc  --- 
Figure B.14: Unidirectional Efficiency of Device 5
Vgate
















.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3C120080K3S_temp.301
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 15
.param VgD = 0.5
.param VgTr = 1.4e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 1
.step param Rload 30 100 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3C120080K3S\SwitchEfficiency\SSCB_uni_USiC.asc  --- 
Figure B.15: Unidirectional Efficiency of Device 6
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3C120070K3S_temp.301
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -10
.param VgF = 25
.param VgD = 0.5
.param VgTr = 1.7e-08
.param VgTf = 0.9e-08
.param VgO = 0.5
.param Rgate = 2.5
.step param Rload 30 100 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3C120070K3S\SwitchEfficiency\SSCB_uni_USiC.asc  --- 
Figure B.16: Unidirectional Efficiency of Device 7
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\SwitchEfficiency\SSCB_uni_Wolf.asc  --- 
Figure B.17: Unidirectional Efficiency of Device 8
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C3M0075120D_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -4
.param VgF = 15
.param VgD = 0.5
.param VgTr = 1.7e-08
.param VgTf = 1.3e-08
.param VgO = 0.5
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C3M0075120D\SwitchEfficiency\SSCB_uni_Wolf.asc  --- 
Figure B.18: Unidirectional Efficiency of Device 9
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\IGBT\Infineon\IGBT_1200V_TRENCHSTOP_IGBT6_L1_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg)={VgI}
.param Vin = 1000
.param VgI = 0
.param VgF = 15
.param VgD = 0.5
.param VgTr = 2.9e-08
.param VgTf = 6.3e-08
.param VgO = 0.5
.param Rgate = 22
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\IGBT\Infineon\IKW15N120BH6\SwitchEfficiency\SSCB_uni_Inf.asc  --- 
Figure B.19: Unidirectional Efficiency of Device 10
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\IGBT\Infineon\IGBT_1200V_TRENCHSTOP2_L1_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg)={VgI}
.param Vin = 1000
.param VgI = 0
.param VgF = 15
.param VgD = 0.5
.param VgTr = 2.5e-08
.param VgTf = 9.5e-08
.param VgO = 0.5
.param Rgate = 41.8
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\IGBT\Infineon\IKW15N120T2\SwitchEfficiency\SSCB_uni_Inf.asc  --- 







































.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Infineon\CoolSiC_MOSFET_1200V_G1_30-350mOhm_1.1_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -0.1
.param VgF = 18
.param VgD = 0.5
.param VgTr = 1.7e-08
.param VgTf = 1.2e-08
.param VgO = 0.5
.param Rgate = 1.6e-01
.step param Rload 30 100 1
.step param VTj list -55 25 175
.param VTc 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Infineon\IMW120R060M1H\SwitchEfficiency\SSCB_bi_Inf.asc  --- 








































.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Infineon\CoolSiC_MOSFET_1200V_G1_30-350mOhm_1.1_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -1
.param VgF = 18
.param VgD = 0.5
.param VgTr = 1.7e-08
.param VgTf = 1.2e-08
.param VgO = 0.5
.param Rgate = 1.6e-01
.step param Rload 30 100 1
.step param VTj list -55 25 175
.param VTc 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Infineon\IMW120R060M1H\SwitchEfficiency\SSCB_bi_Inf.asc  --- 
Figure B.22: Bidirectional Efficiency of Device 2
Vgate_U1



































.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\MicrochipTech\MSCxxxSMA12020190212_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 0.4e-08
.param VgTf = 1.5e-08
.param VgO = 0.5
.param Rgate = 4
.step param Rload 30 100 1
.param RTc 1.0e08
.step param VTj list -55 25 150 175
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\MicrochipTech\MSC080SMA120J\SwitchEfficiency\SSCB_bi_MicroT.asc  --- 






















.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Rohm\SCT3080KL_LT_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = 0
.param VgF = 18
.param VgD = 0.5
.param VgTr = 2.7e-08
.param VgTf = 2.4e-08
.param VgO = 0.5
.step param Rload 30 100 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Rohm\SCT3080KLGC11\SwitchEfficiency\SSCB_bi_Rohm.asc  --- 
Figure B.24: Bidirectional Efficiency of Device 4
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3N120070K3S_temp.301
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -18
.param VgF = 0
.param VgD = 0.5
.param VgTr = 2.5e-08
.param VgTf = 3.9e-08
.param VgO = 0.5
.param Rgate = 1
.step param Rload 30 100 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3N120070K3S\SwitchEfficiency\SSCB_bi_USiC.asc  --- 
Figure B.25: Bidirectional Efficiency of Device 5
Vgate_U1

























.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3C120080K3S_temp.301
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 15
.param VgD = 0.5
.param VgTr = 1.4e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 1
.step param Rload 30 100 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3C120080K3S\SwitchEfficiency\SSCB_bi_USiC.asc  --- 
Figure B.26: Bidirectional Efficiency of Device 6
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3C120070K3S_temp.301
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 1.7e-08
.param VgTf = 1.0e-08
.param VgO = 0.5
.param Rgate = 5
.step param Rload 30 100 1
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\JFET\UnitedSiC\UJ3C120070K3S\SwitchEfficiency\SSCB_bi_USiC.asc  --- 






































.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\SwitchEfficiency\SSCB_bi_Wolf.asc  --- 


























.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C3M0075120D_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -4
.param VgF = 15
.param VgD = 0.5
.param VgTr = 1.7e-08
.param VgTf = 1.3e-08
.param VgO = 0.5
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
.param VTc 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C3M0075120D\SwitchEfficiency\SSCB_bi_Wolf.asc  --- 
Figure B.29: Bidirectional Efficiency of Device 9
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\IGBT\Infineon\IGBT_1200V_TRENCHSTOP_IGBT6_L1_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = 0
.param VgF = 15
.param VgD = 0.5
.param VgTr = 2.9e-08
.param VgTf = 6.3e-08
.param VgO = 0.5
.param Rgate = 22
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\IGBT\Infineon\IKW15N120BH6\SwitchEfficiency\SSCB_bi_Inf.asc  --- 
Figure B.30: Bidirectional Efficiency of Device 10
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.tran 0 1 0 1e-03
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\IGBT\Infineon\IGBT_1200V_TRENCHSTOP2_L1_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = 0
.param VgF = 15
.param VgD = 0.5
.param VgTr = 2.5e-08
.param VgTf = 9.5e-08
.param VgO = 0.5
.param Rgate = 41.8
.step param Rload 30 100 1
.step param VTj list -55 25 150 175
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\IGBT\Infineon\IKW15N120T2\SwitchEfficiency\SSCB_bi_Inf.asc  --- 
Figure B.31: Bidirectional Efficiency of Device 11




























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_AK10170C.asc  --- 
Figure B.32: TVS Diode Unidirectional Test Circuit of TVS 1 using Device 8
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.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_AK10380C.asc  --- 
Figure B.33: TVS Diode Unidirectional Test Circuit of TVS 2 using Device 8




























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_AK10170C.asc  --- 
Figure B.34: TVS Diode Unidirectional Test Circuit of TVS 3 using Device 8
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.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak3_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_AK3380C.asc  --- 
Figure B.35: TVS Diode Unidirectional Test Circuit of TVS 4 using Device 8





























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_AK6170C.asc  --- 
Figure B.36: TVS Diode Unidirectional Test Circuit of TVS 5 using Device 8
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.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_AK6380C.asc  --- 
Figure B.37: TVS Diode Unidirectional Test Circuit of TVS 6 using Device 8


















































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\PTVS10-xxxC-TH_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_PTVS10.asc  --- 
Figure B.38: TVS Diode Unidirectional Test Circuit of TVS 7 using Device 8
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.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\PTVS3-xxxC-TH_HV_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_uni_Wolf_PTVS3.asc  --- 
































































Stage2 Stage3 Stage4 Stage5
Stage6
.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_AK10170C.asc  --- 

























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_AK10380C.asc  --- 





















































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_AK10530C.asc  --- 

























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak3_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_AK3380C.asc  --- 
































































Stage2 Stage3 Stage4 Stage5
Stage6
.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_AK6170C.asc  --- 

























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_AK6380C.asc  --- 
























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\PTVS10-xxxC-TH_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_PTVS10.asc  --- 

























































.tran 0 1.5 0 1e-3
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\PTVS3-xxxC-TH_HV_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={VgI}
.param Vin = 1000
.param VgI = -5
.param VgF = 20
.param VgD = 0.5
.param VgTr = 2.2e-08
.param VgTf = 1.4e-08
.param VgO = 0.5
.param Rgate = 2.5
.param Rload = 30
.param Lload = 100u
.param VTj = 25
.param VTc = 25
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\SSCB_bi_Wolf_PTVS3.asc  --- 
Figure B.47: TVS Diode Bidirectional Test Circuit of TVS 8 using Device 8





































.param Vint = 0
.param Von = 1
.param Td_c = ({Vd} + 1m)
.param Tr = 0.1u
.param Tf = 0.1u
.param Ton_c = 530
.param Tp_c = (2*{Ton_c})
.param N = 1
.param Vo = 0
.param Vf = 1000
.param Vd = 1m
.param Vtr = 1u
.param Vtf = 1u
.param Vt = (1m + {Ton_c})
.param Vp = (2*{Vt})
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.model SPST SW(Ron=1n Roff=1Meg Vt=0.5 Vh=-0.4)
.model LimiterDiode D(Ron=0, Ilimit=20m)
.model UGE1112AY4 D(BV=8000, IBV=1m, Iave=2, diss=2.5)
.tran {TEST}
.ic V(bank)=0
.param TEST = (10k + {Ton_c})
.param Cbank = 13000u
.param Rbal = 100k
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Circuits\TFcharge.asc  --- 



































.param Vint = 0
.param Von = 1
.param Td_c = 1m
.param Tr = 0.1u
.param Tf = 0.1u
.param Ton_c = 310
.param Tp_c = (2*{Ton_c})
.param N = 1
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.model SPST SW(Ron=1n Roff=1Meg Vt=0.5 Vh=-0.4)
.model LimiterDiode D(Ron=0, Ilimit=20m)
.tran {TEST}
.ic V(bank)=1k
.param TEST = (10 + {Ton_c})
.param Cbank = 13000u
.param Rbal = 100k
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Circuits\TFdischarge.asc  --- 
Figure B.49: SSCB Short Circuit Test Fixture Discharging Sequence Simulation




























































.param Td_r = ({Td_s} + 5m)
.param Ton_r = 530
.param Tp_r = (2*{Ton_r})
.param Vo = 0
.param Vf = 1000
.param Vd = 1m
.param Vtr = 1u
.param Vtf = 1u
.param Vt = {TEST}
.param Vp = (2*{Vt})
.options GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.model SPST SW(Ron=1n Roff=1Meg Vt=0.5 Vh=-0.4)
.model LimiterDiode D(Ron=0, Ilimit=20m)
.model UGE1112AY4 D(BV=8000, IBV=1m, Iave=2, diss=2.5)
.tran {TEST}
.ic V(bank)=0
.param TEST = (600 + {Ton_c})
.param Cbank = 13000u
.param Rbal = 100k
.param Vint = 0
.param Von = 1
.param Td_c = ({Vd} + 1m)
.param Tr = 0.1u
.param Tf = 0.1u
.param Ton_c = 600
.param Tp_c = (2*{Ton_c})
.param N = 1
.param Td_s = ({Ton_c} + 2m)
.param Ton_s = 1m
.param Tp_s = (2*{Ton_s})
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Circuits\TFrecharge.asc  --- 


























































































































































.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Components\IXBF50N360\ixbf50n360.lib
.ic V(bank)={Vbank_o}
.param TEST = 10m
.param Vbank_o = 1000
.param Lload = 140.63u
.param Rload = 30
.param Rshort = 3
.param Rdischarge = 100k
.param Cbank = 13000u
.param Rbal = 100k
.param Rcable = 0.3216m
.param Vint = 0
.param Von = 15
.param Tr = 420n
.param Tf = 1750n
.param Ton = {TEST}
.param Tp = (2*{Ton})
.param N = 1
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\MOSFET\MicrochipTech\MSCxxxSMA12020190212_temp.lib
.lib C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
.options METHOD=GEAR GMIN=1e-7 ABSTOL=1e-6 RELTOL=1e-2 VNTOL=1e-4 CHGTOL=1e-10 ITL1=200 ITL2=100 ITL4=20 ITL6=50
.ic V(Tj)={VTj} V(Vg1)={VgI} V(Vg2)={VgI}
.param VgI = -5
.param VgF = 20
.param VgD = Td_sw
.param VgTr = 0.4e-08
.param VgTf = 1.5e-08
.param VgO = 2m
.param Rgate = 4
.param RTc = 1.0e08
.param VTj = 25
.param Td_dut = 2m
.param Td_sw = 3m
.param Td_load = 1m
.param Td_s = 4m
.param Td_ds = 10m
 ---  C:\Users\2677hughesm\Marquette University\Power Electronics Lab - HughesMD\Masters\SSCB\TestFixture\Circuits\TFsimulation.asc  --- 










7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Infineon\IMW120R060M1H\SwitchEfficiency\SSCB_uni_Inf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Infineon\CoolSiC_MOSFET_1200V_G1_30 -350 mOhm_1 .1_temp
.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Infineon\’]; %data file path
14 circuit_filepath = [data_filepath ’IMW120R060M1H\SwitchEfficiency\
SSCB_uni_Inf ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’CoolSiC_MOSFET_1200V_G1_30 -350 mOhm_1 .1
_temp.lib’]; %switch model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -0.1; %initial gate voltage
27 VgateF_vec = 18; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 17 *1e-9; %rise time
30 VgateTf_vec = 12 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 2; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
204
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 input gate output Tj Tc
IMW120R060M1H_L3 ’;
51 line {04} = ’Rgate gate Vg {Rgate}’;
52 line {05} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet , Tr is
middle of 7n 17n
53 line {06} = ’Rload output 0 {Rload}’;
54 line {07} = ’VTj Tj 0 {VTj}’;
55 line {08} = ’VTc Tc 0 {VTc}’;
56 line {09} = ’C1 Tj 0 1pf’;
57 line {10} = ’C2 Tc 0 1pf’;
58
59 line {11} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
60 line {12} = [’.lib ’ component_filepath ];
61 line {13} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
62 line {14} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
63 line {15} = [’.param Vin = ’ num2str(Vin_vec)];
64 line {16} = [’.param VgI = ’ num2str(VgateI_vec)];
65 line {17} = [’.param VgF = ’ num2str(VgateF_vec)];
66 line {18} = [’.param VgD = ’ num2str(VgateD_vec)];
67 line {19} = [’.param VgTr = ’ num2str(VgateTr_vec)];
68 line {20} = [’.param VgTf = ’ num2str(VgateTf_vec)];
69 line {21} = [’.param VgO = ’ num2str(VgateO_vec)];
70 line {22} = [’.param Rgate = ’ num2str(Rgate_vec)];
71 line {23} = [’.step param Rload ’ Rload_vec ];
72 line {24} = [’.step param VTj list ’ num2str(Tj_vec)];
73 line {25} = [’.param VTc = ’ num2str(Tc_vec)];
74 line {26} = ’.backanno ’;
75 line {27} = ’.end’;
76
77 %% New Netlist
78 fid = fopen([ circuit_filepath ’.cir’],’wb’);
79 for i = 1: length(line)
80 fwrite(fid , [line{i} char (13) newline], ’char’);
81 end
82 fid = fclose(fid);
83
84 %% Simulate
85 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
86
87 %% Data Collection
88 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
89 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
90
91 %UniDirectional Circuit
92 time = raw_data.time_vect;
93 for ii = 1:size(time ,2)
94 if time(ii) >= AVGstart
95 target(span) = ii;
96 span = span +1;
97 if time(ii) == Tstop
205
98 Vin = nanmean(raw_data.variable_mat (1,target));
99 Iin = nanmean(raw_data.variable_mat (14, target));
100 Pin = Vin.*abs(Iin);
101
102 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
103 Vs = nanmean(raw_data.variable_mat (3,target)); %same as Vout
104 Vds = Vd -Vs;
105 Pds = Vds.*abs(Iin);
106
107 Efficiency = 100 * (Pin -Pds)./Pin;
108
109 Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj = Tj
110
111 SWeff_uni_mat(Row ,1) = abs(Iin);
112 SWeff_uni_mat(Row ,2) = Tj;
113 SWeff_uni_mat(Row ,3) = Efficiency;
114
115 Row = Row +1; %increments to next row for data dump
116 clear target





122 %% Data Save
123 save([ data_filepath ’IMW120R060M1H\SwitchEfficiency\SWeff_uni_mat_temp.mat’
],’SWeff_uni_mat ’);
Software C.1: Efficiency Simulation of a Unidirectional circuit using an Device 1






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Littelfuse\LSIC1MO120E0080\SwitchEfficiency\
SSCB_uni_Littelfuse.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Littelfuse\LSIC1MO120E0080\LSIC1MO120E0080_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Littelfuse\’]; %data file path
14 circuit_filepath = [data_filepath ’LSIC1MO120E0080\SwitchEfficiency\
SSCB_uni_Littelfuse ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’LSIC1MO120E0080_temp.lib’]; %switch
model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
206
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -5; %initial gate voltage
27 VgateF_vec = 20; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 10 *1e-9; %rise time
30 VgateTf_vec = 6 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 2; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 input gate output
LSIC1MO120E0080 T = {Tj}’;
51 line {04} = ’Rgate gate Vg {Rgate}’;
52 line {05} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet are -5/20
53 line {06} = ’Rload output 0 {Rload}’;
54 line {07} = ’VTj Tj 0 {Tj}’;
55
56 line {08} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
57 line {09} = [’.lib ’ component_filepath ];
58 line {10} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
59 line {11} = ’.ic V(input)={Vin} V(Vg)={VgI}’;
60 line {12} = [’.param Vin = ’ num2str(Vin_vec)];
61 line {13} = [’.param VgI = ’ num2str(VgateI_vec)];
62 line {14} = [’.param VgF = ’ num2str(VgateF_vec)];
63 line {15} = [’.param VgD = ’ num2str(VgateD_vec)];
64 line {16} = [’.param VgTr = ’ num2str(VgateTr_vec)];
65 line {17} = [’.param VgTf = ’ num2str(VgateTf_vec)];
66 line {18} = [’.param VgO = ’ num2str(VgateO_vec)];
67 line {19} = [’.param Rgate = ’ num2str(Rgate_vec)];
68 line {20} = [’.step param Rload ’ Rload_vec ];
69 line {21} = [’.step param Tj list ’ num2str(Tj_vec)];
70 line {22} = ’.backanno ’;
71 line {23} = ’.end’;
72
73 %% New Netlist
74 fid = fopen([ circuit_filepath ’.cir’],’wb’);
75 for i = 1: length(line)
76 fwrite(fid , [line{i} char (13) newline], ’char’);
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77 end
78 fid = fclose(fid);
79
80 %% Simulate
81 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
82
83 %% Data Collection
84 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
85 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
86
87 %UniDirectional Circuit
88 time = raw_data.time_vect;
89 for ii = 1:size(time ,2)
90 if time(ii) >= AVGstart
91 target(span) = ii;
92 span = span +1;
93 if time(ii) == Tstop
94 Vin = nanmean(raw_data.variable_mat (1,target));
95 Iin = nanmean(raw_data.variable_mat (10, target));
96 Pin = Vin.*abs(Iin);
97
98 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
99 Vs = nanmean(raw_data.variable_mat (2,target)); %same as Vout
100 Vds = Vd -Vs;
101 Pds = Vds.*abs(Iin);
102
103 Efficiency = 100 * (Pin -Pds)./Pin;
104
105 Tj = nanmean(raw_data.variable_mat (5,target)); %per doc VTj = Tj
106
107 SWeff_uni_mat(Row ,1) = abs(Iin);
108 SWeff_uni_mat(Row ,2) = Tj;
109 SWeff_uni_mat(Row ,3) = Efficiency;
110
111 Row = Row +1; %increments to next row for data dump
112 clear target





118 %% Data Save
119 save([ data_filepath ’LSIC1MO120E0080\SwitchEfficiency\SWeff_uni_mat_temp.mat
’],’SWeff_uni_mat ’);
Software C.2: Efficiency Simulation of a Unidirectional circuit using Device 2







7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\MicrochipTech\MSC080SMA120J\SwitchEfficiency\
SSCB_uni_MicroT.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\MicrochipTech\MSC080SMA120J.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\MicrochipTech\’]; %data file path
14 circuit_filepath = [data_filepath ’MSC080SMA120J\SwitchEfficiency\
SSCB_uni_MicroT ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’MSCxxxSMA12020190212_temp.lib’]; %
switch model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -5; %initial gate voltage
27 VgateF_vec = 20; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 4 *1e-9; %rise time
30 VgateTf_vec = 15 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 4; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 100 *1e6; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 input gate output Tj Tc
MSC080SMA120Jt ’;
51 line {04} = ’Rgate gate Vg {Rgate}’;
52 line {05} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’Rload output 0 {Rload}’;
54 line {07} = ’VTj Tj 0 {VTj}’;
55 line {08} = ’RTc Tc 0 {RTc}’;
56
209
57 line {09} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
58 line {10} = [’.lib ’ component_filepath ];
59 line {11} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
60 line {12} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Vg)={VgI}’;
61 line {13} = [’.param Vin = ’ num2str(Vin_vec)];
62 line {14} = [’.param VgI = ’ num2str(VgateI_vec)];
63 line {15} = [’.param VgF = ’ num2str(VgateF_vec)];
64 line {16} = [’.param VgD = ’ num2str(VgateD_vec)];
65 line {17} = [’.param VgTr = ’ num2str(VgateTr_vec)];
66 line {18} = [’.param VgTf = ’ num2str(VgateTf_vec)];
67 line {19} = [’.param VgO = ’ num2str(VgateO_vec)];
68 line {20} = [’.param Rgate = ’ num2str(Rgate_vec)];
69 line {21} = [’.step param Rload ’ Rload_vec ];
70 line {22} = [’.step param VTj list ’ num2str(Tj_vec)];
71 line {23} = [’.param RTc = ’ num2str(Tc_vec)];
72 line {24} = ’.backanno ’;
73 line {25} = ’.end’;
74
75 %% New Netlist
76 fid = fopen([ circuit_filepath ’.cir’],’wb’);
77 for i = 1: length(line)
78 fwrite(fid , [line{i} char (13) newline], ’char’);
79 end
80 fid = fclose(fid);
81
82 %% Simulate
83 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
84
85 %% Data Collection
86 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
87 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
88
89 %UniDirectional Circuit
90 time = raw_data.time_vect;
91 for ii = 1:size(time ,2)
92 if time(ii) >= AVGstart
93 target(span) = ii;
94 span = span +1;
95 if time(ii) == Tstop
96 Vin = nanmean(raw_data.variable_mat (1,target));
97 Iin = nanmean(raw_data.variable_mat (12, target));
98 Pin = Vin.*abs(Iin);
99
100 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
101 Vs = nanmean(raw_data.variable_mat (3,target)); %same as Vout
102 Vds = Vd -Vs;
103 Pds = Vds.*abs(Iin);
104
105 Efficiency = 100 * (Pin -Pds)./Pin;
106
107 Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj = Tj
108
109 SWeff_uni_mat(Row ,1) = abs(Iin);
110 SWeff_uni_mat(Row ,2) = Tj;
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111 SWeff_uni_mat(Row ,3) = Efficiency;
112
113 Row = Row +1; %increments to next row for data dump
114 clear target





120 %% Data Save
121 save([ data_filepath ’MSC080SMA120J\SwitchEfficiency\SWeff_uni_mat_temp.mat’
],’SWeff_uni_mat ’);
Software C.3: Efficiency Simulation of a Unidirectional circuit using Device 3






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Rohm\SCT3080KLGC11\SwitchEfficiency\SSCB_uni_Rohm.
cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Rohm\SCT3080KL_LT_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Rohm\’]; %data file path
14 circuit_filepath = [data_filepath ’SCT3080KLGC11\SwitchEfficiency\
SSCB_uni_Rohm ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’SCT3080KL_LT_temp.lib’]; %switch model
file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = 0; %initial gate voltage
27 VgateF_vec = 18; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 15 *1e-9; %rise time
30 VgateTf_vec = 24 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rload_vec = ’30 100 1’; %sets load resistance row vector
34
35 Tj_vec = [-55 25 150 175]; %sets Tj row vector
36 Tc_vec = 25; %sets Tc row vector
37
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38 span = 1; %initialize average start
39 target = zeros (1,1); %initializes target time matrix
40 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
41 Row = 1; %intitialize row count for data dump
42
43 T0_vec = Tj_vec; %sets Tj
44
45 %% Temperature Modification
46 for iii = 1:size(T0_vec ,2)
47
48 T0 = T0_vec(iii); %sets Tj
49
50 %% Matlab Model File
51 fid = fopen(component_filepath);
52 lines = textscan(fid ,’%s’,’delimiter ’,’\n’);
53 fclose(fid);
54 lines = lines {1};
55
56 %modified lines
57 lines {10,1} = [’.PARAM T0=’ num2str(T0)];
58
59 fid = fopen(component_filepath ,’w’);
60 fprintf(fid ,’%s\n’,lines {:});
61 fclose(fid);
62
63 %% MatLab Netlist
64 line {01} = [’* ’ circuit_filepath ’.asc’];
65 %UniDirectional Circuit
66 % name node1 node2 node3 node4 node5 value /
file with values
67 line {02} = ’Vin input 0 {Vin}’;
68 line {03} = ’XU1 input Vg output
SCT3080KL_LT ’;
69 line {04} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
70 line {05} = ’Rload output 0 {Rload}’;
71
72 line {06} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
73 line {07} = [’.lib ’ component_filepath ];
74 line {08} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
75 line {09} = ’.ic V(input)={Vin} V(Vg)={VgI}’;
76 line {10} = [’.param Vin = ’ num2str(Vin_vec)];
77 line {11} = [’.param VgI = ’ num2str(VgateI_vec)];
78 line {12} = [’.param VgF = ’ num2str(VgateF_vec)];
79 line {13} = [’.param VgD = ’ num2str(VgateD_vec)];
80 line {14} = [’.param VgTr = ’ num2str(VgateTr_vec)];
81 line {15} = [’.param VgTf = ’ num2str(VgateTf_vec)];
82 line {16} = [’.param VgO = ’ num2str(VgateO_vec)];
83 line {17} = [’.step param Rload ’ Rload_vec ];
84 line {18} = ’.backanno ’;
85 line {19} = ’.end’;
86
87 %% New Netlist
88 fid = fopen([ circuit_filepath ’.cir’],’wb’);
89 for i = 1: length(line)
90 fwrite(fid , [line{i} char (13) newline], ’char’);
91 end
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92 fid = fclose(fid);
93
94 %% Simulate
95 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
96
97 %% Data Collection
98 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
99 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
100
101 %UniDirectional Circuit
102 time = raw_data.time_vect;
103 for ii = 1:size(time ,2)
104 if time(ii) >= AVGstart
105 target(span) = ii;
106 span = span +1;
107 if time(ii) == Tstop
108 Vin = nanmean(raw_data.variable_mat (1,target));
109 Iin = nanmean(raw_data.variable_mat (6,target));
110 Pin = Vin.*abs(Iin);
111
112 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
113 Vs = nanmean(raw_data.variable_mat (3,target)); %same as Vout
114 Vds = Vd -Vs;
115 Pds = Vds.*abs(Iin);
116
117 Efficiency = 100 * (Pin -Pds)./Pin;
118
119 Tj = T0;
120
121 SWeff_uni_mat(Row ,1) = abs(Iin);
122 SWeff_uni_mat(Row ,2) = Tj;
123 SWeff_uni_mat(Row ,3) = Efficiency;
124
125 Row = Row +1; %increments to next row for data dump
126 clear target





132 end %ends Tj for loop
133
134 %% Data Save
135 save([ data_filepath ’SCT3080KLGC11\SwitchEfficiency\SWeff_uni_mat_temp.mat’
],’SWeff_uni_mat ’);
Software C.4: Efficiency Simulation of a Unidirectional circuit using Device 4







7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3N120070K3S\SwitchEfficiency\SSCB_uni_USiC
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3N120070K3S_temp .301
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\JFET\UnitedSiC\’]; %data file path
14 circuit_filepath = [data_filepath ’UJ3N120070K3S\SwitchEfficiency\
SSCB_uni_USiC ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’UJ3N120070K3S_temp .301’]; %switch model
file path
16
17 load([ data_filepath ’Tj_Rds_on_USiC.mat’]); %temp curve for switch
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -18; %initial gate voltage
29 VgateF_vec = 0; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 25 *1e-9; %rise time
32 VgateTf_vec = 39 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rgate_vec = 1; %settings from datasheet
36
37 Rload_vec = ’30 100 1’; %sets load resistance row vector
38
39 Tj_vec = [1 81 206 231]; %sets Tj row vector , corresponds to -55, 25, 150,
175
40 Tc_vec = 25; %sets Tc row vector
41
42 span = 1; %initialize average start
43 target = zeros (1,1); %initializes target time matrix
44 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
45 Row = 1; %intitialize row count for data dump
46
47 %% Rds_on Modification
48 for iii = 1:size(Tj_vec ,2)
49
50 Tj_row = Tj_vec(iii); %sets Tj
51 Rds_on = Tj_Rds_on_USiC(Tj_row ,3); %sets Rds_on
52 Tj = Tj_Rds_on_USiC(Tj_row ,1); %sets Tj
53
54 %% Matlab Model File
55 fid = fopen(component_filepath);
56 lines = textscan(fid ,’%s’,’delimiter ’,’\n’);
57 fclose(fid);




61 lines {19,1} = ’Ld nd nd1 5n’; %modified to maintain spacing , tab
incidentially deleted on input
62 lines {20,1} = ’Ljg ng ng1 10n’; %modified to maintain spacing , tab
incidentially deleted on input
63 lines {21,1} = ’Ls ns ns1 2n’; %modified to maintain spacing , tab
incidentially deleted on input
64 lines {22,1} = [’xj1 nd1 ng1 ns1 jfet_G3_1200V_Ron params: Ron=’ num2str(
Rds_on) ’ Rgoff =3.5 Rgon =3.5’];
65
66 fid = fopen(component_filepath ,’w’);
67 fprintf(fid ,’%s\n’,lines {:});
68 fclose(fid);
69
70 %% MatLab Netlist
71 line {01} = [’* ’ circuit_filepath ’.asc’];
72 %UniDirectional Circuit
73 % name node1 node2 node3 node4 node5 value /
file with values
74 line {02} = ’Vin input 0 {Vin}’;
75 line {03} = ’XU1 input gate output
UJ3N120070K3S ’;
76 line {04} = ’Rgate gate Vg {Rgate}’;
77 line {05} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
78 line {06} = ’Rload output 0 {Rload}’;
79
80 line {07} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
81 line {08} = [’.lib ’ component_filepath ];
82 line {09} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
83 line {10} = ’.ic V(input)={Vin} V(Vg)={VgI}’;
84 line {11} = [’.param Vin = ’ num2str(Vin_vec)];
85 line {12} = [’.param VgI = ’ num2str(VgateI_vec)];
86 line {13} = [’.param VgF = ’ num2str(VgateF_vec)];
87 line {14} = [’.param VgD = ’ num2str(VgateD_vec)];
88 line {15} = [’.param VgTr = ’ num2str(VgateTr_vec)];
89 line {16} = [’.param VgTf = ’ num2str(VgateTf_vec)];
90 line {17} = [’.param VgO = ’ num2str(VgateO_vec)];
91 line {18} = [’.param Rgate = ’ num2str(Rgate_vec)];
92 line {19} = [’.step param Rload ’ Rload_vec ];
93 line {20} = ’.backanno ’;
94 line {21} = ’.end’;
95
96 %% New Netlist
97 fid = fopen([ circuit_filepath ’.cir’],’wb’);
98 for i = 1: length(line)
99 fwrite(fid , [line{i} char (13) newline], ’char’);
100 end
101 fid = fclose(fid);
102
103 %% Simulate
104 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
105
106 %% Data Collection
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107 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
108 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
109
110 %UniDirectional Circuit
111 time = raw_data.time_vect;
112 for ii = 1:size(time ,2)
113 if time(ii) >= AVGstart
114 target(span) = ii;
115 span = span +1;
116 if time(ii) == Tstop
117 Vin = nanmean(raw_data.variable_mat (1,target));
118 Iin = nanmean(raw_data.variable_mat (8,target));
119 Pin = Vin.*abs(Iin);
120
121 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
122 Vs = nanmean(raw_data.variable_mat (3,target)); %same as Vout
123 Vds = Vd -Vs;
124 Pds = Vds.*abs(Iin);
125
126 Efficiency = 100 * (Pin -Pds)./Pin;
127
128 Tj = Tj;
129
130 SWeff_uni_mat(Row ,1) = abs(Iin);
131 SWeff_uni_mat(Row ,2) = Tj;
132 SWeff_uni_mat(Row ,3) = Efficiency;
133
134 Row = Row +1; %increments to next row for data dump
135 clear target





141 end %ends Rds_on for loop
142
143 %% Data Save
144 save([ data_filepath ’UJ3N120070K3S\SwitchEfficiency\SWeff_uni_mat_temp.mat’
],’SWeff_uni_mat ’);
Software C.5: Efficiency Simulation of a Unidirectional circuit using an Device 5






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3C120080K3S\SwitchEfficiency\SSCB_uni_USiC
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3C120080K3S_temp .301




12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\JFET\UnitedSiC\’]; %data file path
14 circuit_filepath = [data_filepath ’UJ3C120080K3S\SwitchEfficiency\
SSCB_uni_USiC ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’UJ3C120080K3S_temp .301’]; %switch model
file path
16
17 load([ data_filepath ’Tj_Rds_on_USiC.mat’]); %temp curve for switch
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 15; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 14 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rgate_vec = 1; %settings from datasheet
36
37 Rload_vec = ’30 100 1’; %sets load resistance row vector
38
39 Tj_vec = [1 81 206 231]; %sets Tj row vector , corresponds to -55, 25, 150,
175
40 Tc_vec = 25; %sets Tc row vector
41
42 span = 1; %initialize average start
43 target = zeros (1,1); %initializes target time matrix
44 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
45 Row = 1; %intitialize row count for data dump
46
47 %% Rds_on Modification
48 for iii = 1:size(Tj_vec ,2)
49
50 Tj_row = Tj_vec(iii); %sets Tj
51 Rds_on = Tj_Rds_on_USiC(Tj_row ,3); %sets Rds_on
52 Tj = Tj_Rds_on_USiC(Tj_row ,1); %sets Tj
53
54 %% Matlab Model File
55 fid = fopen(component_filepath);
56 lines = textscan(fid ,’%s’,’delimiter ’,’\n’);
57 fclose(fid);
58 lines = lines {1};
59
60 %modified lines
61 lines {18,1} = ’Ld nd nd1 5n’; %modified to maintain spacing , tab
incidentially deleted on input
62 lines {19,1} = ’Lmd ns1 nd2 2n’;
63 lines {20,1} = ’Ljg ng1 ns3 4n’; %modified to maintain spacing , tab
incidentially deleted on input
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64 lines {21,1} = ’Lmg ng ng2 70n’; %modified to maintain spacing , tab
incidentially deleted on input
65 lines {22,1} = ’Lms ns2 ns3 3n’;
66 lines {23,1} = ’Ls ns3 ns 2n’;
67 lines {24,1} = [’xj1 nd1 ng1 ns1 jfet_G3_1200V_Ron params: Ron=’ num2str(
Rds_on) ’ Rgoff =1.7 Rgon =1.7’];
68 lines {25,1} = ’xm1 nd2 ng2 ns2 mfet180 ’;
69
70 fid = fopen(component_filepath ,’w’);
71 fprintf(fid ,’%s\n’,lines {:});
72 fclose(fid);
73
74 %% MatLab Netlist
75 line {01} = [’* ’ circuit_filepath ’.asc’];
76 %UniDirectional Circuit
77 % name node1 node2 node3 node4 node5 value /
file with values
78 line {02} = ’Vin input 0 {Vin}’;
79 line {03} = ’XU1 input gate output
UJ3C120080K3S ’;
80 line {04} = ’Rgate gate Vg {Rgate}’;
81 line {05} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
82 line {06} = ’Rload output 0 {Rload}’;
83
84 line {07} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
85 line {08} = [’.lib ’ component_filepath ];
86 line {09} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
87 line {10} = ’.ic V(input)={Vin} V(Vg)={VgI}’;
88 line {11} = [’.param Vin = ’ num2str(Vin_vec)];
89 line {12} = [’.param VgI = ’ num2str(VgateI_vec)];
90 line {13} = [’.param VgF = ’ num2str(VgateF_vec)];
91 line {14} = [’.param VgD = ’ num2str(VgateD_vec)];
92 line {15} = [’.param VgTr = ’ num2str(VgateTr_vec)];
93 line {16} = [’.param VgTf = ’ num2str(VgateTf_vec)];
94 line {17} = [’.param VgO = ’ num2str(VgateO_vec)];
95 line {18} = [’.param Rgate = ’ num2str(Rgate_vec)];
96 line {19} = [’.step param Rload ’ Rload_vec ];
97 line {20} = ’.backanno ’;
98 line {21} = ’.end’;
99
100 %% New Netlist
101 fid = fopen([ circuit_filepath ’.cir’],’wb’);
102 for i = 1: length(line)
103 fwrite(fid , [line{i} char (13) newline], ’char’);
104 end
105 fid = fclose(fid);
106
107 %% Simulate
108 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
109
110 %% Data Collection
111 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)




115 time = raw_data.time_vect;
116 for ii = 1:size(time ,2)
117 if time(ii) >= AVGstart
118 target(span) = ii;
119 span = span +1;
120 if time(ii) == Tstop
121 Vin = nanmean(raw_data.variable_mat (1,target));
122 Iin = nanmean(raw_data.variable_mat (8,target));
123 Pin = Vin.*abs(Iin);
124
125 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
126 Vs = nanmean(raw_data.variable_mat (3,target)); %same as Vout
127 Vds = Vd -Vs;
128 Pds = Vds.*abs(Iin);
129
130 Efficiency = 100 * (Pin -Pds)./Pin;
131
132 Tj = Tj;
133
134 SWeff_uni_mat(Row ,1) = abs(Iin);
135 SWeff_uni_mat(Row ,2) = Tj;
136 SWeff_uni_mat(Row ,3) = Efficiency;
137
138 Row = Row +1; %increments to next row for data dump
139 clear target





145 end %ends Rds_on for loop
146
147 %% Data Save
148 save([ data_filepath ’UJ3C120080K3S\SwitchEfficiency\SWeff_uni_mat_temp.mat’
],’SWeff_uni_mat ’);
Software C.6: Efficiency Simulation of a Unidirectional circuit using an Device 6






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3C120070K3S\SwitchEfficiency\SSCB_uni_USiC
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3C120070K3S_temp .301
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\JFET\UnitedSiC\’]; %data file path
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14 circuit_filepath = [data_filepath ’UJ3C120070K3S\SwitchEfficiency\
SSCB_uni_USiC ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’UJ3C120070K3S_temp .301’]; %switch model
file path
16
17 load([ data_filepath ’Tj_Rds_on_USiC.mat’]); %temp curve for switch
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 15; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 17 *1e-9; %rise time
32 VgateTf_vec = 9 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rgate_vec = 1; %settings from datasheet
36
37 Rload_vec = ’30 100 1’; %sets load resistance row vector
38
39 Tj_vec = [1 81 206 231]; %sets Tj row vector , corresponds to -55, 25, 150,
175
40 Tc_vec = 25; %sets Tc row vector
41
42 span = 1; %initialize average start
43 target = zeros (1,1); %initializes target time matrix
44 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
45 Row = 1; %intitialize row count for data dump
46
47 %% Rds_on Modification
48 for iii = 1:size(Tj_vec ,2)
49
50 Tj_row = Tj_vec(iii); %sets Tj
51 Rds_on = Tj_Rds_on_USiC(Tj_row ,4); %sets Rds_on
52 Tj = Tj_Rds_on_USiC(Tj_row ,1); %sets Tj
53
54 %% Matlab Model File
55 fid = fopen(component_filepath);
56 lines = textscan(fid ,’%s’,’delimiter ’,’\n’);
57 fclose(fid);
58 lines = lines {1};
59
60 %modified lines
61 lines {18,1} = ’Ld nd nd1 5n’; %modified to maintain spacing , tab
incidentially deleted on input
62 lines {19,1} = ’Lmd ns1 nd2 2n’;
63 lines {20,1} = ’Ljg ng1 ns3 4n’; %modified to maintain spacing , tab
incidentially deleted on input
64 lines {21,1} = ’Lmg ng ng2 20n’; %modified to maintain spacing , tab
incidentially deleted on input
65 lines {22,1} = ’Lms ns2 ns3 3n’;
66 lines {23,1} = ’Ls ns3 ns 2n’;
220
67 lines {24,1} = [’xj1 nd1 ng1 ns1 jfet_G3_1200V_Ron params: Ron=’ num2str(
Rds_on) ’ Rgoff =1.2 Rgon =1.2’];
68 lines {25,1} = ’xm1 nd2 ng2 ns2 mfet180 ’;
69
70 fid = fopen(component_filepath ,’w’);
71 fprintf(fid ,’%s\n’,lines {:});
72 fclose(fid);
73
74 %% MatLab Netlist
75 line {01} = [’* ’ circuit_filepath ’.asc’];
76 %UniDirectional Circuit
77 % name node1 node2 node3 node4 node5 value /
file with values
78 line {02} = ’Vin input 0 {Vin}’;
79 line {03} = ’XU1 input gate output
UJ3C120070K3S ’;
80 line {04} = ’Rgate gate Vg {Rgate}’;
81 line {05} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
82 line {06} = ’Rload output 0 {Rload}’;
83
84 line {07} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
85 line {08} = [’.lib ’ component_filepath ];
86 line {09} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
87 line {10} = ’.ic V(input)={Vin} V(Vg)={VgI}’;
88 line {11} = [’.param Vin = ’ num2str(Vin_vec)];
89 line {12} = [’.param VgI = ’ num2str(VgateI_vec)];
90 line {13} = [’.param VgF = ’ num2str(VgateF_vec)];
91 line {14} = [’.param VgD = ’ num2str(VgateD_vec)];
92 line {15} = [’.param VgTr = ’ num2str(VgateTr_vec)];
93 line {16} = [’.param VgTf = ’ num2str(VgateTf_vec)];
94 line {17} = [’.param VgO = ’ num2str(VgateO_vec)];
95 line {18} = [’.param Rgate = ’ num2str(Rgate_vec)];
96 line {19} = [’.step param Rload ’ Rload_vec ];
97 line {20} = ’.backanno ’;
98 line {21} = ’.end’;
99
100 %% New Netlist
101 fid = fopen([ circuit_filepath ’.cir’],’wb’);
102 for i = 1: length(line)
103 fwrite(fid , [line{i} char (13) newline], ’char’);
104 end
105 fid = fclose(fid);
106
107 %% Simulate
108 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
109
110 %% Data Collection
111 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
112 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
113
114 %UniDirectional Circuit
115 time = raw_data.time_vect;
116 for ii = 1:size(time ,2)
221
117 if time(ii) >= AVGstart
118 target(span) = ii;
119 span = span +1;
120 if time(ii) == Tstop
121 Vin = nanmean(raw_data.variable_mat (1,target));
122 Iin = nanmean(raw_data.variable_mat (8,target));
123 Pin = Vin.*abs(Iin);
124
125 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
126 Vs = nanmean(raw_data.variable_mat (3,target)); %same as Vout
127 Vds = Vd -Vs;
128 Pds = Vds.*abs(Iin);
129
130 Efficiency = 100 * (Pin -Pds)./Pin;
131
132 Tj = Tj;
133
134 SWeff_uni_mat(Row ,1) = abs(Iin);
135 SWeff_uni_mat(Row ,2) = Tj;
136 SWeff_uni_mat(Row ,3) = Efficiency;
137
138 Row = Row +1; %increments to next row for data dump
139 clear target





145 end %ends Rds_on for loop
146
147 %% Data Save
148 save([ data_filepath ’UJ3C120070K3S\SwitchEfficiency\SWeff_uni_mat_temp.mat’
],’SWeff_uni_mat ’);
Software C.7: Efficiency Simulation of a Unidirectional circuit using an Device 7






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\SwitchEfficiency\SSCB_uni_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Wolfspeed\’]; %data file path
14 circuit_filepath = [data_filepath ’C2M0080120D\SwitchEfficiency\
SSCB_uni_Wolf ’]; %circuit simulation file path




17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -5; %initial gate voltage
27 VgateF_vec = 20; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 22 *1e-9; %rise time
30 VgateTf_vec = 14 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 2.5; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 input gate output Tj Tc C2M0080120D
’;
51 line {05} = ’Rgate gate Vg {Rgate}’;
52 line {06} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
53 line {07} = ’Rload output 0 {Rload}’;
54 line {08} = ’VTj Tj 0 {VTj}’;
55 line {09} = ’VTc Tc 0 {VTc}’;
56
57 line {10} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
58 line {11} = [’.lib ’ component_filepath ];
59 line {12} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
60 line {13} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
61 line {14} = [’.param Vin = ’ num2str(Vin_vec)];
62 line {15} = [’.param VgI = ’ num2str(VgateI_vec)];
63 line {16} = [’.param VgF = ’ num2str(VgateF_vec)];
64 line {17} = [’.param VgD = ’ num2str(VgateD_vec)];
65 line {18} = [’.param VgTr = ’ num2str(VgateTr_vec)];
66 line {19} = [’.param VgTf = ’ num2str(VgateTf_vec)];
67 line {20} = [’.param VgO = ’ num2str(VgateO_vec)];
68 line {21} = [’.param Rgate = ’ num2str(Rgate_vec)];
69 line {22} = [’.step param Rload ’ Rload_vec ];
70 line {23} = [’.step param VTj list ’ num2str(Tj_vec)];
223
71 line {24} = [’.param VTc = ’ num2str(Tc_vec)];
72 line {25} = ’.backanno ’;
73 line {26} = ’.end’;
74
75 %% New Netlist
76 fid = fopen([ circuit_filepath ’.cir’],’wb’);
77 for i = 1: length(line)
78 fwrite(fid , [line{i} char (13) newline], ’char’);
79 end
80 fid = fclose(fid);
81
82 %% Simulate
83 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
84
85 %% Data Collection
86 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
87 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
88
89 %UniDirectional Circuit
90 time = raw_data.time_vect;
91 for ii = 1:size(time ,2)
92 if time(ii) >= AVGstart
93 target(span) = ii;
94 span = span +1;
95 if time(ii) == Tstop
96 Vin = nanmean(raw_data.variable_mat (1,target));
97 Iin = nanmean(raw_data.variable_mat (12, target));
98 Pin = Vin.*abs(Iin);
99
100 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
101 Vs = nanmean(raw_data.variable_mat (2,target)); %same as Vout
102 Vds = Vd -Vs;
103 Pds = Vds.*abs(Iin);
104
105 Efficiency = 100 * (Pin -Pds)./Pin;
106
107 Tj = nanmean(raw_data.variable_mat (4,target)); %per wolfspeed
doc VTj = Tj
108
109 SWeff_uni_mat(Row ,1) = abs(Iin);
110 SWeff_uni_mat(Row ,2) = Tj;
111 SWeff_uni_mat(Row ,3) = Efficiency;
112
113 Row = Row +1; %increments to next row for data dump
114 clear target





120 %% Data Save
121 save([ data_filepath ’C2M0080120D\SwitchEfficiency\SWeff_uni_mat_temp.mat’],’
SWeff_uni_mat ’);
Software C.8: Efficiency Simulation of a Unidirectional circuit using Device 8
224






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C3M0075120D\SwitchEfficiency\
SSCB_uni_Wolf2.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C3M0075120D_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Wolfspeed\’]; %data file path
14 circuit_filepath = [data_filepath ’C3M0075120D\SwitchEfficiency\
SSCB_uni_Wolf ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’C3M0075120D_temp.lib’]; %switch model
file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -4; %initial gate voltage , -4
27 VgateF_vec = 15; %final gate voltage , 15
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 17 *1e-9; %rise time
30 VgateTf_vec = 13 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rload_vec = ’30 100 1’; %sets load resistance row vector
34
35 Tj_vec = [-55 25 150 175]; %sets Tj row vector
36 Tc_vec = 25; %sets Tc row vector
37
38 span = 1; %initialize average start
39 target = zeros (1,1); %initializes target time matrix
40 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
41 Row = 1; %intitialize row count for data dump
42
43 %% MatLab Netlist
44 line {01} = [’* ’ circuit_filepath ’.asc’];
45 %UniDirectional Circuit
46 % name node1 node2 node3 node4 node5 value /
file with values
47 line {02} = ’Vin input 0 {Vin}’;
48 line {03} = ’XU1 input Vg output Tj Tc C3M0075120D
’;
49 line {04} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
50 line {05} = ’Rload output 0 {Rload}’;
225
51 line {06} = ’VTj Tj 0 {VTj}’;
52 line {07} = ’VTc Tc 0 {VTc}’;
53
54 line {08} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
55 line {09} = [’.lib ’ component_filepath ];
56 line {10} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
57 line {11} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
58 line {12} = [’.param Vin = ’ num2str(Vin_vec)];
59 line {13} = [’.param VgI = ’ num2str(VgateI_vec)];
60 line {14} = [’.param VgF = ’ num2str(VgateF_vec)];
61 line {15} = [’.param VgD = ’ num2str(VgateD_vec)];
62 line {16} = [’.param VgTr = ’ num2str(VgateTr_vec)];
63 line {17} = [’.param VgTf = ’ num2str(VgateTf_vec)];
64 line {18} = [’.param VgO = ’ num2str(VgateO_vec)];
65 line {19} = [’.step param Rload ’ Rload_vec ];
66 line {20} = [’.step param VTj list ’ num2str(Tj_vec)];
67 line {21} = [’.param VTc = ’ num2str(Tc_vec)];
68 line {22} = ’.backanno ’;
69 line {23} = ’.end’;
70
71 %% New Netlist
72 fid = fopen([ circuit_filepath ’.cir’],’wb’);
73 for i = 1: length(line)
74 fwrite(fid , [line{i} char (13) newline], ’char’);
75 end
76 fid = fclose(fid);
77
78 %% Simulate
79 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
80
81 %% Data Collection
82 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
83 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
84
85 %UniDirectional Circuit
86 time = raw_data.time_vect;
87 for ii = 1:size(time ,2)
88 if time(ii) >= AVGstart
89 target(span) = ii;
90 span = span +1;
91 if time(ii) == Tstop
92 Vin = nanmean(raw_data.variable_mat (1,target));
93 Iin = nanmean(raw_data.variable_mat (10, target));
94 Pin = Vin.*abs(Iin);
95
96 Vd = nanmean(raw_data.variable_mat (1,target)); %same as Vin
97 Vs = nanmean(raw_data.variable_mat (2,target)); %same as Vout
98 Vds = Vd -Vs;
99 Pds = Vds.*abs(Iin);
100
101 Efficiency = 100 * (Pin -Pds)./Pin;
102
103 Tj = nanmean(raw_data.variable_mat (4,target)); %per wolfspeed
doc VTj = Tj
226
104
105 SWeff_uni_mat(Row ,1) = abs(Iin);
106 SWeff_uni_mat(Row ,2) = Tj;
107 SWeff_uni_mat(Row ,3) = Efficiency;
108
109 Row = Row +1; %increments to next row for data dump
110 clear target





116 %% Data Save
117 save([ data_filepath ’C3M0075120D\SwitchEfficiency\SWeff_uni_mat_temp.mat’],’
SWeff_uni_mat ’);
Software C.9: Efficiency Simulation of a Unidirectional circuit using Device 9






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\IGBT\Infineon\IKW15N120BH6\SwitchEfficiency\SSCB_uni_Inf.
cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\IGBT\Infineon\IGBT_1200V_TRENCHSTOP_IGBT6_L1_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\IGBT\Infineon\’]; %data file path
14 circuit_filepath = [data_filepath ’IKW15N120BH6\SwitchEfficiency\
SSCB_uni_Inf ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’IGBT_1200V_TRENCHSTOP_IGBT6_L1_temp.lib
’]; %switch model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = 0; %initial gate voltage
27 VgateF_vec = 15; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 29 *1e-9; %rise time
30 VgateTf_vec = 63 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 22; %settings from datasheet
34
227
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 input gate output
IKW15N120BH6_L1 TJ={VTj}’;
51 line {04} = ’Rgate gate Vg {Rgate}’;
52 line {05} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet , Tr is
middle of 7n 17n
53 line {06} = ’Rload output 0 {Rload}’;
54
55 line {07} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
56 line {08} = [’.lib ’ component_filepath ];
57 line {09} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
58 line {10} = ’.ic V(input)={Vin} V(Vg)={VgI}’;
59 line {11} = [’.param Vin = ’ num2str(Vin_vec)];
60 line {12} = [’.param VgI = ’ num2str(VgateI_vec)];
61 line {13} = [’.param VgF = ’ num2str(VgateF_vec)];
62 line {14} = [’.param VgD = ’ num2str(VgateD_vec)];
63 line {15} = [’.param VgTr = ’ num2str(VgateTr_vec)];
64 line {16} = [’.param VgTf = ’ num2str(VgateTf_vec)];
65 line {17} = [’.param VgO = ’ num2str(VgateO_vec)];
66 line {18} = [’.param Rgate = ’ num2str(Rgate_vec)];
67 line {19} = [’.step param Rload ’ Rload_vec ];
68 line {20} = [’.step param VTj list ’ num2str(Tj_vec)];
69 line {21} = ’.backanno ’;
70 line {22} = ’.end’;
71
72 %% New Netlist
73 fid = fopen([ circuit_filepath ’.cir’],’wb’);
74 for i = 1: length(line)
75 fwrite(fid , [line{i} char (13) newline], ’char’);
76 end
77 fid = fclose(fid);
78
79 %% Simulate
80 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
81
82 %% Data Collection
83 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)




87 time = raw_data.time_vect;
88 for ii = 1:size(time ,2)
89 if time(ii) >= AVGstart
90 target(span) = ii;
91 span = span +1;
92 if time(ii) == Tstop
93 Vin = nanmean(raw_data.variable_mat (1,target));
94 Iin = nanmean(raw_data.variable_mat (8,target));
95 Pin = Vin.*abs(Iin);
96
97 Vc = nanmean(raw_data.variable_mat (1,target)); %same as Vin
98 Ve = nanmean(raw_data.variable_mat (2,target)); %same as Vout
99 Vce = Vc -Ve;
100 Pce = Vce.*abs(Iin);
101
102 Efficiency = 100 * (Pin -Pce)./Pin;
103
104 % Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj =
Tj
105
106 SWeff_uni_mat(Row ,1) = abs(Iin);
107 % SWeff_uni_mat(Row ,2) = Tj;
108 SWeff_uni_mat(Row ,3) = Efficiency;
109
110 Row = Row +1; %increments to next row for data dump
111 clear target





117 SWeff_uni_mat (1:71 ,2) = Tj_vec (1);
118 SWeff_uni_mat (72:142 ,2) = Tj_vec (2);
119 SWeff_uni_mat (143:213 ,2) = Tj_vec (3);
120 SWeff_uni_mat (214:284 ,2) = Tj_vec (4);
121
122 %% Data Save
123 save([ data_filepath ’IKW15N120BH6\SwitchEfficiency\SWeff_uni_mat_temp.mat’],
’SWeff_uni_mat ’);
Software C.10: Efficiency Simulation of a Unidirectional circuit using Device 10






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\IGBT\Infineon\IKW15N120T2\SwitchEfficiency\SSCB_uni_Inf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\IGBT\Infineon\IGBT_1200V_TRENCHSTOP_IGBT6_L1_temp.lib




12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\IGBT\Infineon\’]; %data file path
14 circuit_filepath = [data_filepath ’IKW15N120T2\SwitchEfficiency\SSCB_uni_Inf
’]; %circuit simulation file path
15 component_filepath = [data_filepath ’IGBT_1200V_TRENCHSTOP2_L1_temp.lib’]; %
switch model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = 0; %initial gate voltage
27 VgateF_vec = 15; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 25 *1e-9; %rise time
30 VgateTf_vec = 95 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 41.8; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_uni_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 input gate output
IKW15N120T2_L1 TJ={VTj}’;
51 line {04} = ’Rgate gate Vg {Rgate}’;
52 line {05} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet , Tr is
middle of 7n 17n
53 line {06} = ’Rload output 0 {Rload}’;
54
55 line {07} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
56 line {08} = [’.lib ’ component_filepath ];
57 line {09} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
58 line {10} = ’.ic V(input)={Vin} V(Vg)={VgI}’;
59 line {11} = [’.param Vin = ’ num2str(Vin_vec)];
60 line {12} = [’.param VgI = ’ num2str(VgateI_vec)];
61 line {13} = [’.param VgF = ’ num2str(VgateF_vec)];
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62 line {14} = [’.param VgD = ’ num2str(VgateD_vec)];
63 line {15} = [’.param VgTr = ’ num2str(VgateTr_vec)];
64 line {16} = [’.param VgTf = ’ num2str(VgateTf_vec)];
65 line {17} = [’.param VgO = ’ num2str(VgateO_vec)];
66 line {18} = [’.param Rgate = ’ num2str(Rgate_vec)];
67 line {19} = [’.step param Rload ’ Rload_vec ];
68 line {20} = [’.step param VTj list ’ num2str(Tj_vec)];
69 line {21} = ’.backanno ’;
70 line {22} = ’.end’;
71
72 %% New Netlist
73 fid = fopen([ circuit_filepath ’.cir’],’wb’);
74 for i = 1: length(line)
75 fwrite(fid , [line{i} char (13) newline], ’char’);
76 end
77 fid = fclose(fid);
78
79 %% Simulate
80 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
81
82 %% Data Collection
83 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
84 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
85
86 %UniDirectional Circuit
87 time = raw_data.time_vect;
88 for ii = 1:size(time ,2)
89 if time(ii) >= AVGstart
90 target(span) = ii;
91 span = span +1;
92 if time(ii) == Tstop
93 Vin = nanmean(raw_data.variable_mat (1,target));
94 Iin = nanmean(raw_data.variable_mat (8,target));
95 Pin = Vin.*abs(Iin);
96
97 Vc = nanmean(raw_data.variable_mat (1,target)); %same as Vin
98 Ve = nanmean(raw_data.variable_mat (2,target)); %same as Vout
99 Vce = Vc -Ve;
100 Pce = Vce.*abs(Iin);
101
102 Efficiency = 100 * (Pin -Pce)./Pin;
103
104 % Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj =
Tj
105
106 SWeff_uni_mat(Row ,1) = abs(Iin);
107 % SWeff_uni_mat(Row ,2) = Tj;
108 SWeff_uni_mat(Row ,3) = Efficiency;
109
110 Row = Row +1; %increments to next row for data dump
111 clear target






117 SWeff_uni_mat (1:71 ,2) = Tj_vec (1);
118 SWeff_uni_mat (72:142 ,2) = Tj_vec (2);
119 SWeff_uni_mat (143:213 ,2) = Tj_vec (3);
120 SWeff_uni_mat (214:284 ,2) = Tj_vec (4);
121
122 %% Data Save
123 save([ data_filepath ’IKW15N120T2\SwitchEfficiency\SWeff_uni_mat_temp.mat’],’
SWeff_uni_mat ’);
Software C.11: Efficiency Simulation of a Unidirectional circuit using Device 11






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Infineon\IMW120R060M1H\SwitchEfficiency\SSCB_bi_Inf.
cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Infineon\CoolSiC_MOSFET_1200V_G1_30 -350 mOhm_1 .1_temp
.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Infineon\’]; %data file path
14 circuit_filepath = [data_filepath ’IMW120R060M1H\SwitchEfficiency\
SSCB_bi_Inf ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’CoolSiC_MOSFET_1200V_G1_30 -350 mOhm_1 .1
_temp.lib’]; %switch model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -0.1; %initial gate voltage
27 VgateF_vec = 18; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 17 *1e-9; %rise time
30 VgateTf_vec = 12 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 2; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
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41 target = zeros (1,1); %initializes target time matrix
42 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
IMW120R060M1H_L3 ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
IMW120R060M1H_L3 ’;
54 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
55 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
56 line {09} = ’Rload output 0 {
Rload}’;
57 line {10} = ’VTj Tj 0 {VTj
}’;
58 line {11} = ’VTc Tc 0 {VTc
}’;
59 line {12} = ’C1 Tj 0 1pf’
;
60 line {13} = ’C2 Tc 0 1pf’
;
61
62 line {14} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
63 line {15} = [’.lib ’ component_filepath ];
64 line {16} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL4 =500 SRCSTEPS =100’;
65 line {17} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
66 line {18} = [’.param Vin = ’ num2str(Vin_vec)];
67 line {19} = [’.param VgI = ’ num2str(VgateI_vec)];
68 line {20} = [’.param VgF = ’ num2str(VgateF_vec)];
69 line {21} = [’.param VgD = ’ num2str(VgateD_vec)];
70 line {22} = [’.param VgTr = ’ num2str(VgateTr_vec)];
71 line {23} = [’.param VgTf = ’ num2str(VgateTf_vec)];
72 line {24} = [’.param VgO = ’ num2str(VgateO_vec)];
73 line {25} = [’.param Rgate = ’ num2str(Rgate_vec)];
74 line {26} = [’.step param Rload ’ Rload_vec ];
75 line {27} = [’.step param VTj list ’ num2str(Tj_vec)];
76 line {28} = [’.param VTc = ’ num2str(Tc_vec)];
77 line {29} = ’.backanno ’;
78 line {30} = ’.end’;
79
80 %% New Netlist
81 fid = fopen([ circuit_filepath ’.cir’],’wb’);
82 for i = 1: length(line)
83 fwrite(fid , [line{i} char (13) newline], ’char’);
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84 end
85 fid = fclose(fid);
86
87 %% Simulate
88 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
89
90 %% Data Collection
91 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
92 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
93
94 %BiDirectional Circuit
95 time = raw_data.time_vect;
96 for ii = 1:size(time ,2)
97 if time(ii) >= AVGstart
98 target(span) = ii;
99 span = span +1;
100 if time(ii) == Tstop
101 Vin = nanmean(raw_data.variable_mat (1,target));
102 Iin = nanmean(raw_data.variable_mat (19, target));
103 Pin = Vin.*abs(Iin);
104
105 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
106 Vs_U1 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
107 Vds_U1 = Vd_U1 -Vs_U1;
108 Pds_U1 = Vds_U1 .*abs(Iin);
109
110 Vd_U2 = nanmean(raw_data.variable_mat (8,target)); %same as Vout
111 Vs_U2 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
112 Vsd_U2 = Vs_U2 -Vd_U2;
113 Psd_U2 = Vsd_U2 .*abs(Iin);
114
115 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
116
117 Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj = Tj
118
119 SWeff_bi_mat(Row ,1) = abs(Iin);
120 SWeff_bi_mat(Row ,2) = Tj;
121 SWeff_bi_mat(Row ,3) = Efficiency;
122
123 Row = Row +1; %increments to next row for data dump
124 clear target






131 %% Data Save
132 save([ data_filepath ’IMW120R060M1H\SwitchEfficiency\SWeff_bi_mat_temp.mat’],
’SWeff_bi_mat ’);
Software C.12: Efficiency Simulation of a Bidirectional circuit using an Device 1







7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Littelfuse\LSIC1MO120E0080\SwitchEfficiency\
SSCB_bi_Littelfuse.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Littelfuse\LSIC1MO120E0080\LSIC1MO120E0080_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Littelfuse\’]; %data file path
14 circuit_filepath = [data_filepath ’LSIC1MO120E0080\SwitchEfficiency\
SSCB_bi_Littelfuse ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’LSIC1MO120E0080_temp.lib’]; %switch
model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -5; %initial gate voltage
27 VgateF_vec = 20; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 10 *1e-9; %rise time
30 VgateTf_vec = 6 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 1.9; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE
LSIC1MO120E0080 T = {Tj}’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
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52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
53 line {06} = ’XU2 output gate_U2 TIE
LSIC1MO120E0080 T = {Tj}’;
54 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
55 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
56 line {09} = ’Rload output 0 {
Rload}’;
57 line {10} = ’VTj Tj 0 {Tj}
’;
58
59 line {11} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
60 line {12} = [’.lib ’ component_filepath ];
61 line {13} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
62 line {14} = ’.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}’;
63 line {15} = [’.param Vin = ’ num2str(Vin_vec)];
64 line {16} = [’.param VgI = ’ num2str(VgateI_vec)];
65 line {17} = [’.param VgF = ’ num2str(VgateF_vec)];
66 line {18} = [’.param VgD = ’ num2str(VgateD_vec)];
67 line {19} = [’.param VgTr = ’ num2str(VgateTr_vec)];
68 line {20} = [’.param VgTf = ’ num2str(VgateTf_vec)];
69 line {21} = [’.param VgO = ’ num2str(VgateO_vec)];
70 line {22} = [’.param Rgate = ’ num2str(Rgate_vec)];
71 line {23} = [’.step param Rload ’ Rload_vec ];
72 line {24} = [’.step param Tj list ’ num2str(Tj_vec)];
73 line {25} = ’.backanno ’;
74 line {26} = ’.end’;
75
76 %% New Netlist
77 fid = fopen([ circuit_filepath ’.cir’],’wb’);
78 for i = 1: length(line)
79 fwrite(fid , [line{i} char (13) newline], ’char’);
80 end
81 fid = fclose(fid);
82
83 %% Simulate
84 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
85
86 %% Data Collection
87 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
88 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
89
90 %BiDirectional Circuit
91 time = raw_data.time_vect;
92 for ii = 1:size(time ,2)
93 if time(ii) >= AVGstart
94 target(span) = ii;
95 span = span +1;
96 if time(ii) == Tstop
97 Vin = nanmean(raw_data.variable_mat (1,target));
98 Iin = nanmean(raw_data.variable_mat (15, target));
99 Pin = Vin.*abs(Iin);
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100
101 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
102 Vs_U1 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
103 Vds_U1 = Vd_U1 -Vs_U1;
104 Pds_U1 = Vds_U1 .*abs(Iin);
105
106 Vd_U2 = nanmean(raw_data.variable_mat (5,target)); %same as Vout
107 Vs_U2 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
108 Vsd_U2 = Vs_U2 -Vd_U2;
109 Psd_U2 = Vsd_U2 .*abs(Iin);
110
111 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
112
113 Tj = nanmean(raw_data.variable_mat (8,target));
114
115 SWeff_bi_mat(Row ,1) = abs(Iin);
116 SWeff_bi_mat(Row ,2) = Tj;
117 SWeff_bi_mat(Row ,3) = Efficiency;
118
119 Row = Row +1; %increments to next row for data dump
120 clear target





126 %% Data Save
127 save([ data_filepath ’LSIC1MO120E0080\SwitchEfficiency\SWeff_bi_mat_temp.mat’
],’SWeff_bi_mat ’);
Software C.13: Efficiency Simulation of a Bidirectional circuit using Device 2






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\MicrochipTech\MSC080SMA120J\SwitchEfficiency\
SSCB_bi_MicroT.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\MicrochipTech\MSC080SMA120J.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\MicrochipTech\’]; %data file path
14 circuit_filepath = [data_filepath ’MSC080SMA120J\SwitchEfficiency\
SSCB_bi_MicroT ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’MSCxxxSMA12020190212_temp.lib’]; %
switch model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
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21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -5; %initial gate voltage
27 VgateF_vec = 20; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 4 *1e-9; %rise time
30 VgateTf_vec = 15 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 4; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 100 *1e6; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
MSC080SMA120Jt ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
MSC080SMA120Jt ’;
54 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
55 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
56 line {09} = ’Rload output 0 {
Rload}’;
57 line {10} = ’VTj Tj 0 {VTj
}’;
58 line {11} = ’RTc Tc 0 {RTc
}’;
59
60 line {12} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
61 line {13} = [’.lib ’ component_filepath ];
62 line {14} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
63 line {15} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Vg1)={VgI} V(Vg2)={VgI}’;
64 line {16} = [’.param Vin = ’ num2str(Vin_vec)];
65 line {17} = [’.param VgI = ’ num2str(VgateI_vec)];
66 line {18} = [’.param VgF = ’ num2str(VgateF_vec)];
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67 line {19} = [’.param VgD = ’ num2str(VgateD_vec)];
68 line {20} = [’.param VgTr = ’ num2str(VgateTr_vec)];
69 line {21} = [’.param VgTf = ’ num2str(VgateTf_vec)];
70 line {22} = [’.param VgO = ’ num2str(VgateO_vec)];
71 line {23} = [’.param Rgate = ’ num2str(Rgate_vec)];
72 line {24} = [’.step param Rload ’ Rload_vec ];
73 line {25} = [’.step param VTj list ’ num2str(Tj_vec)];
74 line {26} = [’.param RTc = ’ num2str(Tc_vec)];
75 line {27} = ’.backanno ’;
76 line {28} = ’.end’;
77
78 %% New Netlist
79 fid = fopen([ circuit_filepath ’.cir’],’wb’);
80 for i = 1: length(line)
81 fwrite(fid , [line{i} char (13) newline], ’char’);
82 end
83 fid = fclose(fid);
84
85 %% Simulate
86 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
87
88 %% Data Collection
89 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
90 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
91
92 %BiDirectional Circuit
93 time = raw_data.time_vect;
94 for ii = 1:size(time ,2)
95 if time(ii) >= AVGstart
96 target(span) = ii;
97 span = span +1;
98 if time(ii) == Tstop
99 Vin = nanmean(raw_data.variable_mat (1,target));
100 Iin = nanmean(raw_data.variable_mat (17, target));
101 Pin = Vin.*abs(Iin);
102
103 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
104 Vs_U1 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
105 Vds_U1 = Vd_U1 -Vs_U1;
106 Pds_U1 = Vds_U1 .*abs(Iin);
107
108 Vd_U2 = nanmean(raw_data.variable_mat (8,target)); %same as Vout
109 Vs_U2 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
110 Vsd_U2 = Vs_U2 -Vd_U2;
111 Psd_U2 = Vsd_U2 .*abs(Iin);
112
113 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
114
115 Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj = Tj
116
117 SWeff_bi_mat(Row ,1) = abs(Iin);
118 SWeff_bi_mat(Row ,2) = Tj;
119 SWeff_bi_mat(Row ,3) = Efficiency;
120
121 Row = Row +1; %increments to next row for data dump
122 clear target
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128 %% Data Save
129 save([ data_filepath ’MSC080SMA120J\SwitchEfficiency\SWeff_bi_mat_temp.mat’],
’SWeff_bi_mat ’);
Software C.14: Efficiency Simulation of a Bidirectional circuit using Device 3






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Rohm\SCT3080KLGC11\SwitchEfficiency\SSCB_bi_Rohm.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Rohm\SCT3080KL_LT_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Rohm\’]; %data file path
14 circuit_filepath = [data_filepath ’SCT3080KLGC11\SwitchEfficiency\
SSCB_bi_Rohm ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’SCT3080KL_LT_temp.lib’]; %switch model
file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = 0; %initial gate voltage
27 VgateF_vec = 18; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 15 *1e-9; %rise time
30 VgateTf_vec = 24 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rload_vec = ’30 100 1’; %sets load resistance row vector
34
35 Tj_vec = [-55 25 150 175]; %sets Tj row vector
36 Tc_vec = 25; %sets Tc row vector
37
38 span = 1; %initialize average start
39 target = zeros (1,1); %initializes target time matrix
40 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
41 Row = 1; %intitialize row count for data dump
42
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43 %% Temperature Modification
44 for iii = 1:size(Tj_vec ,2)
45
46 T0 = Tj_vec(iii); %sets Tj
47
48 %% Matlab Model File
49 fid = fopen(component_filepath);
50 lines = textscan(fid ,’%s’,’delimiter ’,’\n’);
51 fclose(fid);
52 lines = lines {1};
53
54 %modified lines
55 lines {10,1} = [’.PARAM T0=’ num2str(T0)];
56
57 fid = fopen(component_filepath ,’w’);
58 fprintf(fid ,’%s\n’,lines {:});
59 fclose(fid);
60
61 %% MatLab Netlist
62 line {01} = [’* ’ circuit_filepath ’.asc’];
63 %BiDirectional Circuit
64 % name node1 node2 node3 node4 node5
value / file with values
65 line {02} = ’Vin input 0 {Vin
}’;
66 line {03} = ’XU1 input Vg1 TIE
SCT3080KL_LT ’;
67 line {04} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
68 line {05} = ’XU2 output Vg2 TIE
SCT3080KL_LT ’;
69 line {06} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
70 line {07} = ’Rload output 0 {
Rload}’;
71
72 line {08} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
73 line {09} = [’.lib ’ component_filepath ];
74 line {10} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
75 line {11} = ’.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}’;
76 line {12} = [’.param Vin = ’ num2str(Vin_vec)];
77 line {13} = [’.param VgI = ’ num2str(VgateI_vec)];
78 line {14} = [’.param VgF = ’ num2str(VgateF_vec)];
79 line {15} = [’.param VgD = ’ num2str(VgateD_vec)];
80 line {16} = [’.param VgTr = ’ num2str(VgateTr_vec)];
81 line {17} = [’.param VgTf = ’ num2str(VgateTf_vec)];
82 line {18} = [’.param VgO = ’ num2str(VgateO_vec)];
83 line {19} = [’.step param Rload ’ Rload_vec ];
84 line {20} = ’.backanno ’;
85 line {21} = ’.end’;
86
87 %% New Netlist
88 fid = fopen([ circuit_filepath ’.cir’],’wb’);
89 for i = 1: length(line)
90 fwrite(fid , [line{i} char (13) newline], ’char’);
91 end




95 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
96
97 %% Data Collection
98 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
99 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
100
101 %BiDirectional Circuit
102 time = raw_data.time_vect;
103 for ii = 1:size(time ,2)
104 if time(ii) >= AVGstart
105 target(span) = ii;
106 span = span +1;
107 if time(ii) == Tstop
108 Vin = nanmean(raw_data.variable_mat (1,target));
109 Iin = nanmean(raw_data.variable_mat (9,target));
110 Pin = Vin.*abs(Iin);
111
112 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
113 Vs_U1 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
114 Vds_U1 = Vd_U1 -Vs_U1;
115 Pds_U1 = Vds_U1 .*abs(Iin);
116
117 Vd_U2 = nanmean(raw_data.variable_mat (4,target)); %same as Vout
118 Vs_U2 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
119 Vsd_U2 = Vs_U2 -Vd_U2;
120 Psd_U2 = Vsd_U2 .*abs(Iin);
121
122 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
123
124 Tj = T0;
125
126 SWeff_bi_mat(Row ,1) = abs(Iin);
127 SWeff_bi_mat(Row ,2) = Tj;
128 SWeff_bi_mat(Row ,3) = Efficiency;
129
130 Row = Row +1; %increments to next row for data dump
131 clear target





137 end %ends Rds_on for loop
138
139 %% Data Save
140 save([ data_filepath ’SCT3080KLGC11\SwitchEfficiency\SWeff_bi_mat_temp.mat’],
’SWeff_bi_mat ’);
Software C.15: Efficiency Simulation of a Bidirectional circuit using Device 4







7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3N120070K3S\SwitchEfficiency\SSCB_bi_USiC.
cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3N120070K3S_temp .301
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\JFET\UnitedSiC\’]; %data file path
14 circuit_filepath = [data_filepath ’UJ3N120070K3S\SwitchEfficiency\
SSCB_bi_USiC ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’UJ3N120070K3S_temp .301’]; %switch model
file path
16
17 load([ data_filepath ’Tj_Rds_on_USiC.mat’]); %temp curve for switch
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-4; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -18; %initial gate voltage
29 VgateF_vec = 0; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 25 *1e-9; %rise time
32 VgateTf_vec = 39 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rgate_vec = 1; %settings from datasheet
36
37 Rload_vec = ’30 100 1’; %sets load resistance row vector
38
39 Tj_vec = [1 81 206 231]; %sets Tj row vector
40 Tc_vec = 25; %sets Tc row vector
41
42 span = 1; %initialize average start
43 target = zeros (1,1); %initializes target time matrix
44 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
45 Row = 1; %intitialize row count for data dump
46
47 %% Rds_on Modification
48 for iii = 1:size(Tj_vec ,2)
49
50 Tj_row = Tj_vec(iii); %sets Tj
51 Rds_on = Tj_Rds_on_USiC(Tj_row ,3); %sets Rds_on
52 Tj = Tj_Rds_on_USiC(Tj_row ,1); %sets Tj
53
54 %% Matlab Model File
55 fid = fopen(component_filepath);
56 lines = textscan(fid ,’%s’,’delimiter ’,’\n’);
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57 fclose(fid);
58 lines = lines {1};
59
60 %modified lines
61 lines {19,1} = ’Ld nd nd1 5n’; %modified to maintain spacing , tab
incidentially deleted on input
62 lines {20,1} = ’Ljg ng ng1 10n’; %modified to maintain spacing , tab
incidentially deleted on input
63 lines {21,1} = ’Ls ns ns1 2n’; %modified to maintain spacing , tab
incidentially deleted on input
64 lines {22,1} = [’xj1 nd1 ng1 ns1 jfet_G3_1200V_Ron params: Ron=’ num2str(
Rds_on) ’ Rgoff =3.5 Rgon =3.5’];
65
66 fid = fopen(component_filepath ,’w’);
67 fprintf(fid ,’%s\n’,lines {:});
68 fclose(fid);
69
70 %% MatLab Netlist
71 line {01} = [’* ’ circuit_filepath ’.asc’];
72 %BiDirectional Circuit
73 % name node1 node2 node3 node4 node5
value / file with values
74 line {02} = ’Vin input 0 {Vin
}’;
75 line {03} = ’XU1 input gate_U1 TIE
UJ3N120070K3S ’;
76 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
77 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
78 line {06} = ’XU2 output gate_U2 TIE
UJ3N120070K3S ’;
79 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
80 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
81 line {09} = ’Rload output 0 {
Rload}’;
82
83 line {10} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
84 line {11} = [’.lib ’ component_filepath ];
85 line {12} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
86 line {13} = ’.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}’;
87 line {14} = [’.param Vin = ’ num2str(Vin_vec)];
88 line {15} = [’.param VgI = ’ num2str(VgateI_vec)];
89 line {16} = [’.param VgF = ’ num2str(VgateF_vec)];
90 line {17} = [’.param VgD = ’ num2str(VgateD_vec)];
91 line {18} = [’.param VgTr = ’ num2str(VgateTr_vec)];
92 line {19} = [’.param VgTf = ’ num2str(VgateTf_vec)];
93 line {20} = [’.param VgO = ’ num2str(VgateO_vec)];
94 line {21} = [’.param Rgate = ’ num2str(Rgate_vec)];
95 line {22} = [’.step param Rload ’ Rload_vec ];
96 line {23} = ’.backanno ’;
97 line {24} = ’.end’;
98
99 %% New Netlist
100 fid = fopen([ circuit_filepath ’.cir’],’wb’);
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101 for i = 1: length(line)
102 fwrite(fid , [line{i} char (13) newline], ’char’);
103 end
104 fid = fclose(fid);
105
106 %% Simulate
107 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
108
109 %% Data Collection
110 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
111 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
112
113 %BiDirectional Circuit
114 time = raw_data.time_vect;
115 for ii = 1:size(time ,2)
116 if time(ii) >= AVGstart
117 target(span) = ii;
118 span = span +1;
119 if time(ii) == Tstop
120 Vin = nanmean(raw_data.variable_mat (1,target));
121 Iin = nanmean(raw_data.variable_mat (13, target));
122 Pin = Vin.*abs(Iin);
123
124 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
125 Vs_U1 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
126 Vds_U1 = Vd_U1 -Vs_U1;
127 Pds_U1 = Vds_U1 .*abs(Iin);
128
129 Vd_U2 = nanmean(raw_data.variable_mat (5,target)); %same as Vout
130 Vs_U2 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
131 Vsd_U2 = Vs_U2 -Vd_U2;
132 Psd_U2 = Vsd_U2 .*abs(Iin);
133
134 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
135
136 Tj = Tj;
137
138 SWeff_bi_mat(Row ,1) = abs(Iin);
139 SWeff_bi_mat(Row ,2) = Tj;
140 SWeff_bi_mat(Row ,3) = Efficiency;
141
142 Row = Row +1; %increments to next row for data dump
143 clear target





149 end %ends Rds_on for loop
150
151 %% Data Save
152 save([ data_filepath ’UJ3N120070K3S\SwitchEfficiency\SWeff_bi_mat_temp.mat’],
’SWeff_bi_mat ’);
Software C.16: Efficiency Simulation of a Bidirectional circuit using an Device 5
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3C120080K3S\SwitchEfficiency\SSCB_bi_USiC.
cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3C120080K3S_temp .301
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\JFET\UnitedSiC\’]; %data file path
14 circuit_filepath = [data_filepath ’UJ3C120080K3S\SwitchEfficiency\
SSCB_bi_USiC ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’UJ3C120080K3S_temp .301’]; %switch model
file path
16
17 load([ data_filepath ’Tj_Rds_on_USiC.mat’]); %temp curve for switch
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-4; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 15; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 14 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rgate_vec = 1; %settings from datasheet
36
37 Rload_vec = ’30 100 1’; %sets load resistance row vector
38
39 Tj_vec = [1 81 206 231]; %sets Tj row vector , corresponds to -55, 25, 150,
175
40 Tc_vec = 25; %sets Tc row vector
41
42 span = 1; %initialize average start
43 target = zeros (1,1); %initializes target time matrix
44 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
45 Row = 1; %intitialize row count for data dump
46
47 %% Rds_on Modification
48 for iii = 1:size(Tj_vec ,2)
49
50 Tj_row = Tj_vec(iii); %sets Tj
51 Rds_on = Tj_Rds_on_USiC(Tj_row ,3); %sets Rds_on
52 Tj = Tj_Rds_on_USiC(Tj_row ,1); %sets Tj
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53
54 %% Matlab Model File
55 fid = fopen(component_filepath);
56 lines = textscan(fid ,’%s’,’delimiter ’,’\n’);
57 fclose(fid);
58 lines = lines {1};
59
60 %modified lines
61 lines {18,1} = ’Ld nd nd1 5n’; %modified to maintain spacing , tab
incidentially deleted on input
62 lines {19,1} = ’Lmd ns1 nd2 2n’;
63 lines {20,1} = ’Ljg ng1 ns3 4n’; %modified to maintain spacing , tab
incidentially deleted on input
64 lines {21,1} = ’Lmg ng ng2 70n’; %modified to maintain spacing , tab
incidentially deleted on input
65 lines {22,1} = ’Lms ns2 ns3 3n’;
66 lines {23,1} = ’Ls ns3 ns 2n’;
67 lines {24,1} = [’xj1 nd1 ng1 ns1 jfet_G3_1200V_Ron params: Ron=’ num2str(
Rds_on) ’ Rgoff =1.7 Rgon =1.7’];
68 lines {25,1} = ’xm1 nd2 ng2 ns2 mfet180 ’;
69
70 fid = fopen(component_filepath ,’w’);
71 fprintf(fid ,’%s\n’,lines {:});
72 fclose(fid);
73
74 %% MatLab Netlist
75 line {01} = [’* ’ circuit_filepath ’.asc’];
76 %BiDirectional Circuit
77 % name node1 node2 node3 node4 node5
value / file with values
78 line {02} = ’Vin input 0 {Vin
}’;
79 line {03} = ’XU1 input gate_U1 TIE
UJ3C120080K3S ’;
80 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
81 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
82 line {06} = ’XU2 output gate_U2 TIE
UJ3C120080K3S ’;
83 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
84 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
85 line {09} = ’Rload output 0 {
Rload}’;
86
87 line {10} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
88 line {11} = [’.lib ’ component_filepath ];
89 line {12} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
90 line {13} = ’.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}’;
91 line {14} = [’.param Vin = ’ num2str(Vin_vec)];
92 line {15} = [’.param VgI = ’ num2str(VgateI_vec)];
93 line {16} = [’.param VgF = ’ num2str(VgateF_vec)];
94 line {17} = [’.param VgD = ’ num2str(VgateD_vec)];
95 line {18} = [’.param VgTr = ’ num2str(VgateTr_vec)];
96 line {19} = [’.param VgTf = ’ num2str(VgateTf_vec)];
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97 line {20} = [’.param VgO = ’ num2str(VgateO_vec)];
98 line {21} = [’.param Rgate = ’ num2str(Rgate_vec)];
99 line {22} = [’.step param Rload ’ Rload_vec ];
100 line {23} = ’.backanno ’;
101 line {24} = ’.end’;
102
103 %% New Netlist
104 fid = fopen([ circuit_filepath ’.cir’],’wb’);
105 for i = 1: length(line)
106 fwrite(fid , [line{i} char (13) newline], ’char’);
107 end
108 fid = fclose(fid);
109
110 %% Simulate
111 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
112
113 %% Data Collection
114 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
115 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
116
117 %BiDirectional Circuit
118 time = raw_data.time_vect;
119 for ii = 1:size(time ,2)
120 if time(ii) >= AVGstart
121 target(span) = ii;
122 span = span +1;
123 if time(ii) == Tstop
124 Vin = nanmean(raw_data.variable_mat (1,target));
125 Iin = nanmean(raw_data.variable_mat (13, target));
126 Pin = Vin.*abs(Iin);
127
128 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
129 Vs_U1 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
130 Vds_U1 = Vd_U1 -Vs_U1;
131 Pds_U1 = Vds_U1 .*abs(Iin);
132
133 Vd_U2 = nanmean(raw_data.variable_mat (5,target)); %same as Vout
134 Vs_U2 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
135 Vsd_U2 = Vs_U2 -Vd_U2;
136 Psd_U2 = Vsd_U2 .*abs(Iin);
137
138 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
139
140 Tj = Tj;
141
142 SWeff_bi_mat(Row ,1) = abs(Iin);
143 SWeff_bi_mat(Row ,2) = Tj;
144 SWeff_bi_mat(Row ,3) = Efficiency;
145
146 Row = Row +1; %increments to next row for data dump
147 clear target






153 end %ends Rds_on for loop
154
155 %% Data Save
156 save([ data_filepath ’UJ3C120080K3S\SwitchEfficiency\SWeff_bi_mat_temp.mat’],
’SWeff_bi_mat ’);
Software C.17: Efficiency Simulation of a Bidirectional circuit using an Device 6






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3C120070K3S\SwitchEfficiency\SSCB_bi_USiC.
cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\JFET\UnitedSiC\UJ3C120070K3S_temp .301
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\JFET\UnitedSiC\’]; %data file path
14 circuit_filepath = [data_filepath ’UJ3C120070K3S\SwitchEfficiency\
SSCB_bi_USiC ’]; %circuit simulation file path
15 component_filepath = [data_filepath ’UJ3C120070K3S_temp .301’]; %switch model
file path
16
17 load([ data_filepath ’Tj_Rds_on_USiC.mat’]); %temp curve for switch
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 15; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 17 *1e-9; %rise time
32 VgateTf_vec = 9 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rgate_vec = 1; %settings from datasheet
36
37 Rload_vec = ’30 100 1’; %sets load resistance row vector
38
39 Tj_vec = [1 81 206 231]; %sets Tj row vector
40 Tc_vec = 25; %sets Tc row vector
41
42 span = 1; %initialize average start
43 target = zeros (1,1); %initializes target time matrix
44 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
249
45 Row = 1; %intitialize row count for data dump
46
47 %% Rds_on Modification
48 for iii = 1:size(Tj_vec ,2)
49
50 Tj_row = Tj_vec(iii); %sets Tj
51 Rds_on = Tj_Rds_on_USiC(Tj_row ,4); %sets Rds_on
52 Tj = Tj_Rds_on_USiC(Tj_row ,1); %sets Tj
53
54 %% Matlab Model File
55 fid = fopen(component_filepath);
56 lines = textscan(fid ,’%s’,’delimiter ’,’\n’);
57 fclose(fid);
58 lines = lines {1};
59
60 %modified lines
61 lines {18,1} = ’Ld nd nd1 5n’; %modified to maintain spacing , tab
incidentially deleted on input
62 lines {19,1} = ’Lmd ns1 nd2 2n’;
63 lines {20,1} = ’Ljg ng1 ns3 4n’; %modified to maintain spacing , tab
incidentially deleted on input
64 lines {21,1} = ’Lmg ng ng2 20n’; %modified to maintain spacing , tab
incidentially deleted on input
65 lines {22,1} = ’Lms ns2 ns3 3n’;
66 lines {23,1} = ’Ls ns3 ns 2n’;
67 lines {24,1} = [’xj1 nd1 ng1 ns1 jfet_G3_1200V_Ron params: Ron=’ num2str(
Rds_on) ’ Rgoff =1.2 Rgon =1.2’];
68 lines {25,1} = ’xm1 nd2 ng2 ns2 mfet180 ’;
69
70 fid = fopen(component_filepath ,’w’);
71 fprintf(fid ,’%s\n’,lines {:});
72 fclose(fid);
73
74 %% MatLab Netlist
75 line {01} = [’* ’ circuit_filepath ’.asc’];
76 %BiDirectional Circuit
77 % name node1 node2 node3 node4 node5
value / file with values
78 line {02} = ’Vin input 0 {Vin
}’;
79 line {03} = ’XU1 input gate_U1 TIE
UJ3C120070K3S ’;
80 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
81 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
82 line {06} = ’XU2 output gate_U2 TIE
UJ3C120070K3S ’;
83 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
84 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
85 line {09} = ’Rload output 0 {
Rload}’;
86
87 line {10} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
88 line {11} = [’.lib ’ component_filepath ];
250
89 line {12} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
90 line {13} = ’.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}’;
91 line {14} = [’.param Vin = ’ num2str(Vin_vec)];
92 line {15} = [’.param VgI = ’ num2str(VgateI_vec)];
93 line {16} = [’.param VgF = ’ num2str(VgateF_vec)];
94 line {17} = [’.param VgD = ’ num2str(VgateD_vec)];
95 line {18} = [’.param VgTr = ’ num2str(VgateTr_vec)];
96 line {19} = [’.param VgTf = ’ num2str(VgateTf_vec)];
97 line {20} = [’.param VgO = ’ num2str(VgateO_vec)];
98 line {21} = [’.param Rgate = ’ num2str(Rgate_vec)];
99 line {22} = [’.step param Rload ’ Rload_vec ];
100 line {23} = ’.backanno ’;
101 line {24} = ’.end’;
102
103 %% New Netlist
104 fid = fopen([ circuit_filepath ’.cir’],’wb’);
105 for i = 1: length(line)
106 fwrite(fid , [line{i} char (13) newline], ’char’);
107 end
108 fid = fclose(fid);
109
110 %% Simulate
111 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
112
113 %% Data Collection
114 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
115 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
116
117 %BiDirectional Circuit
118 time = raw_data.time_vect;
119 for ii = 1:size(time ,2)
120 if time(ii) >= AVGstart
121 target(span) = ii;
122 span = span +1;
123 if time(ii) == Tstop
124 Vin = nanmean(raw_data.variable_mat (1,target));
125 Iin = nanmean(raw_data.variable_mat (13, target));
126 Pin = Vin.*abs(Iin);
127
128 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
129 Vs_U1 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
130 Vds_U1 = Vd_U1 -Vs_U1;
131 Pds_U1 = Vds_U1 .*abs(Iin);
132
133 Vd_U2 = nanmean(raw_data.variable_mat (5,target)); %same as Vout
134 Vs_U2 = nanmean(raw_data.variable_mat (3,target)); %same as Vtie
135 Vsd_U2 = Vs_U2 -Vd_U2;
136 Psd_U2 = Vsd_U2 .*abs(Iin);
137
138 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
139
140 Tj = Tj;
141
142 SWeff_bi_mat(Row ,1) = abs(Iin);
143 SWeff_bi_mat(Row ,2) = Tj;
251
144 SWeff_bi_mat(Row ,3) = Efficiency;
145
146 Row = Row +1; %increments to next row for data dump
147 clear target





153 end %ends Rds_on for loop
154
155 %% Data Save
156 save([ data_filepath ’UJ3C120070K3S\SwitchEfficiency\SWeff_bi_mat_temp.mat’],
’SWeff_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\SwitchEfficiency\SSCB_bi_Wolf.
cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Wolfspeed\’]; %data file path
14 circuit_filepath = [data_filepath ’C2M0080120D\SwitchEfficiency\SSCB_bi_Wolf
’]; %circuit simulation file path
15 component_filepath = [data_filepath ’C2M0080120D_temp.lib’]; %switch model
file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -5; %initial gate voltage
27 VgateF_vec = 20; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 22 *1e-9; %rise time
30 VgateTf_vec = 14 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 2.5; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
252
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
55 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Rload output 0 {
Rload}’;
57 line {10} = ’VTj Tj 0 {VTj
}’;
58 line {11} = ’VTc Tc 0 {VTc
}’;
59
60 line {12} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
61 line {13} = [’.lib ’ component_filepath ];
62 line {14} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
63 line {15} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
64 line {16} = [’.param Vin = ’ num2str(Vin_vec)];
65 line {17} = [’.param VgI = ’ num2str(VgateI_vec)];
66 line {18} = [’.param VgF = ’ num2str(VgateF_vec)];
67 line {19} = [’.param VgD = ’ num2str(VgateD_vec)];
68 line {20} = [’.param VgTr = ’ num2str(VgateTr_vec)];
69 line {21} = [’.param VgTf = ’ num2str(VgateTf_vec)];
70 line {22} = [’.param VgO = ’ num2str(VgateO_vec)];
71 line {23} = [’.param Rgate = ’ num2str(Rgate_vec)];
72 line {24} = [’.step param Rload ’ Rload_vec ];
73 line {25} = [’.step param VTj list ’ num2str(Tj_vec)];
74 line {26} = [’.param VTc = ’ num2str(Tc_vec)];
75 line {27} = ’.backanno ’;
76 line {28} = ’.end’;
77
78 %% New Netlist
79 fid = fopen([ circuit_filepath ’.cir’],’wb’);
80 for i = 1: length(line)
253
81 fwrite(fid , [line{i} char (13) newline], ’char’);
82 end
83 fid = fclose(fid);
84
85 %% Simulate
86 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
87
88 %% Data Collection
89 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
90 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
91
92 %BiDirectional Circuit
93 time = raw_data.time_vect;
94 for ii = 1:size(time ,2)
95 if time(ii) >= AVGstart
96 target(span) = ii;
97 span = span +1;
98 if time(ii) == Tstop
99 Vin = nanmean(raw_data.variable_mat (1,target));
100 Iin = nanmean(raw_data.variable_mat (17, target));
101 Pin = Vin.*abs(Iin);
102
103 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
104 Vs_U1 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
105 Vds_U1 = Vd_U1 -Vs_U1;
106 Pds_U1 = Vds_U1 .*abs(Iin);
107
108 Vd_U2 = nanmean(raw_data.variable_mat (8,target)); %same as Vout
109 Vs_U2 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
110 Vsd_U2 = Vs_U2 -Vd_U2;
111 Psd_U2 = Vsd_U2 .*abs(Iin);
112
113 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
114
115 Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj = Tj
116
117 SWeff_bi_mat(Row ,1) = abs(Iin);
118 SWeff_bi_mat(Row ,2) = Tj;
119 SWeff_bi_mat(Row ,3) = Efficiency;
120
121 Row = Row +1; %increments to next row for data dump
122 clear target





128 %% Data Save
129 save([ data_filepath ’C2M0080120D\SwitchEfficiency\SWeff_bi_mat_temp.mat’],’
SWeff_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C3M0075120D\SwitchEfficiency\SSCB_bi_Wolf.
cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C3M0075120D_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\MOSFET\Wolfspeed\’]; %data file path
14 circuit_filepath = [data_filepath ’C3M0075120D\SwitchEfficiency\SSCB_bi_Wolf
’]; %circuit simulation file path
15 component_filepath = [data_filepath ’C3M0075120D_temp.lib’]; %switch model
file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = -4; %initial gate voltage , -4
27 VgateF_vec = 15; %final gate voltage , 15
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 17 *1e-9; %rise time
30 VgateTf_vec = 13 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rload_vec = ’30 100 1’; %sets load resistance row vector
34
35 Tj_vec = [-55 25 150 175]; %sets Tj row vector
36 Tc_vec = 25; %sets Tc row vector
37
38 span = 1; %initialize average start
39 target = zeros (1,1); %initializes target time matrix
40 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
41 Row = 1; %intitialize row count for data dump
42
43 %% MatLab Netlist
44 line {01} = [’* ’ circuit_filepath ’.asc’];
45 %BiDirectional Circuit
46 % name node1 node2 node3 node4 node5
value / file with values
47 line {02} = ’Vin input 0 {Vin
}’;
48 line {03} = ’XU1 input Vg1 TIE Tj Tc
C3M0075120D ’;
49 line {04} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet ,
static max -4/15, dynamic max -8/19
255
50 line {05} = ’XU2 output Vg2 TIE Tj Tc
C3M0075120D ’;
51 line {06} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet ,
static max -4/15, dynamic max -8/19
52 line {07} = ’Rload output 0 {
Rload}’;
53 line {08} = ’VTj Tj 0 {VTj
}’;
54 line {09} = ’VTc Tc 0 {VTc
}’;
55
56 line {10} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
57 line {11} = [’.lib ’ component_filepath ];
58 line {12} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
59 line {13} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
60 line {14} = [’.param Vin = ’ num2str(Vin_vec)];
61 line {15} = [’.param VgI = ’ num2str(VgateI_vec)];
62 line {16} = [’.param VgF = ’ num2str(VgateF_vec)];
63 line {17} = [’.param VgD = ’ num2str(VgateD_vec)];
64 line {18} = [’.param VgTr = ’ num2str(VgateTr_vec)];
65 line {19} = [’.param VgTf = ’ num2str(VgateTf_vec)];
66 line {20} = [’.param VgO = ’ num2str(VgateO_vec)];
67 line {21} = [’.step param Rload ’ Rload_vec ];
68 line {22} = [’.step param VTj list ’ num2str(Tj_vec)];
69 line {23} = [’.param VTc = ’ num2str(Tc_vec)];
70 line {24} = ’.backanno ’;
71 line {25} = ’.end’;
72
73 %% New Netlist
74 fid = fopen([ circuit_filepath ’.cir’],’wb’);
75 for i = 1: length(line)
76 fwrite(fid , [line{i} char (13) newline], ’char’);
77 end
78 fid = fclose(fid);
79
80 %% Simulate
81 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
82
83 %% Data Collection
84 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
85 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
86
87 %BiDirectional Circuit
88 time = raw_data.time_vect;
89 for ii = 1:size(time ,2)
90 if time(ii) >= AVGstart
91 target(span) = ii;
92 span = span +1;
93 if time(ii) == Tstop
94 Vin = nanmean(raw_data.variable_mat (1,target));
95 Iin = nanmean(raw_data.variable_mat (13, target));
96 Pin = Vin.*abs(Iin);
256
97
98 Vd_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
99 Vs_U1 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
100 Vds_U1 = Vd_U1 -Vs_U1;
101 Pds_U1 = Vds_U1 .*abs(Iin);
102
103 Vd_U2 = nanmean(raw_data.variable_mat (7,target)); %same as Vout
104 Vs_U2 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
105 Vsd_U2 = Vs_U2 -Vd_U2;
106 Psd_U2 = Vsd_U2 .*abs(Iin);
107
108 Efficiency = 100 * (Pin -( Pds_U1+Psd_U2))./Pin;
109
110 Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj = Tj
111
112 SWeff_bi_mat(Row ,1) = abs(Iin);
113 SWeff_bi_mat(Row ,2) = Tj;
114 SWeff_bi_mat(Row ,3) = Efficiency;
115
116 Row = Row +1; %increments to next row for data dump
117 clear target





123 %% Data Save
124 save([ data_filepath ’C3M0075120D\SwitchEfficiency\SWeff_bi_mat_temp.mat’],’
SWeff_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\IGBT\Infineon\IKW15N120BH6\SwitchEfficiency\SSCB_bi_Inf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\IGBT\Infineon\IGBT_1200V_TRENCHSTOP_IGBT6_L1_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\IGBT\Infineon\’]; %data file path
14 circuit_filepath = [data_filepath ’IKW15N120BH6\SwitchEfficiency\SSCB_bi_Inf
’]; %circuit simulation file path
15 component_filepath = [data_filepath ’IGBT_1200V_TRENCHSTOP_IGBT6_L1_temp.lib
’]; %switch model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
257
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = 0; %initial gate voltage
27 VgateF_vec = 15; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 29 *1e-9; %rise time
30 VgateTf_vec = 63 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 22; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE
IKW15N120BH6_L1 TJ={VTj}’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
53 line {06} = ’XU2 output gate_U2 TIE
IKW15N120BH6_L1 TJ={VTj}’;
54 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
55 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
56 line {09} = ’Rload output 0 {
Rload}’;
57
58 line {10} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
59 line {11} = [’.lib ’ component_filepath ];
60 line {12} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL4 =500 SRCSTEPS =100’;
61 line {13} = ’.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}’;
62 line {14} = [’.param Vin = ’ num2str(Vin_vec)];
63 line {15} = [’.param VgI = ’ num2str(VgateI_vec)];
64 line {16} = [’.param VgF = ’ num2str(VgateF_vec)];
65 line {17} = [’.param VgD = ’ num2str(VgateD_vec)];
66 line {18} = [’.param VgTr = ’ num2str(VgateTr_vec)];
67 line {19} = [’.param VgTf = ’ num2str(VgateTf_vec)];
68 line {20} = [’.param VgO = ’ num2str(VgateO_vec)];
69 line {21} = [’.param Rgate = ’ num2str(Rgate_vec)];
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70 line {22} = [’.step param Rload ’ Rload_vec ];
71 line {23} = [’.step param VTj list ’ num2str(Tj_vec)];
72 line {24} = ’.backanno ’;
73 line {25} = ’.end’;
74
75 %% New Netlist
76 fid = fopen([ circuit_filepath ’.cir’],’wb’);
77 for i = 1: length(line)
78 fwrite(fid , [line{i} char (13) newline], ’char’);
79 end
80 fid = fclose(fid);
81
82 %% Simulate
83 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
84
85 %% Data Collection
86 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
87 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
88
89 %BiDirectional Circuit
90 time = raw_data.time_vect;
91 for ii = 1:size(time ,2)
92 if time(ii) >= AVGstart
93 target(span) = ii;
94 span = span +1;
95 if time(ii) == Tstop
96 Vin = nanmean(raw_data.variable_mat (1,target));
97 Iin = nanmean(raw_data.variable_mat (13, target));
98 Pin = Vin.*abs(Iin);
99
100 Vc_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
101 Ve_U1 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
102 Vce_U1 = Vc_U1 -Ve_U1;
103 Pce_U1 = Vce_U1 .*abs(Iin);
104
105 Vc_U2 = nanmean(raw_data.variable_mat (5,target)); %same as Vout
106 Ve_U2 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
107 Vec_U2 = Ve_U2 -Vc_U2;
108 Pec_U2 = Vec_U2 .*abs(Iin);
109
110 Efficiency = 100 * (Pin -( Pce_U1+Pec_U2))./Pin;
111
112 % Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj =
Tj
113
114 SWeff_bi_mat(Row ,1) = abs(Iin);
115 % SWeff_bi_mat(Row ,2) = Tj;
116 SWeff_bi_mat(Row ,3) = Efficiency;
117
118 Row = Row +1; %increments to next row for data dump
119 clear target






125 SWeff_bi_mat (1:71 ,2) = Tj_vec (1);
126 SWeff_bi_mat (72:142 ,2) = Tj_vec (2);
127 SWeff_bi_mat (143:213 ,2) = Tj_vec (3);
128 SWeff_bi_mat (214:284 ,2) = Tj_vec (4);
129
130 %% Data Save
131 save([ data_filepath ’IKW15N120BH6\SwitchEfficiency\SWeff_bi_mat_temp.mat’],’
SWeff_bi_mat ’);
Software C.21: Efficiency Simulation of a Bidirectional circuit using Device 10






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\IGBT\Infineon\IKW15N120T2\SwitchEfficiency\SSCB_bi_Inf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\IGBT\Infineon\IGBT_1200V_TRENCHSTOP_IGBT6_L1_temp.lib
9 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
10
11 %% Setup
12 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
13 data_filepath = [parent_filepath ’\IGBT\Infineon\’]; %data file path
14 circuit_filepath = [data_filepath ’IKW15N120T2\SwitchEfficiency\SSCB_bi_Inf ’
]; %circuit simulation file path
15 component_filepath = [data_filepath ’IGBT_1200V_TRENCHSTOP2_L1_temp.lib’]; %
switch model file path
16
17 %all parameters are scriptable , use .step param or .step param XXX list
18 Tprint = 0;
19 Tstop = 1; %transient analysis stop time
20 Tstart = 0;
21 Tmaxstep = 1 *1e-3; %transient analysis step
22 AVGstart = 0.9; %start averaging
23
24 Vin_vec = 1000; %input voltage
25
26 VgateI_vec = 0; %initial gate voltage
27 VgateF_vec = 15; %final gate voltage
28 VgateD_vec = 0.5; %gate voltage delay
29 VgateTr_vec = 25 *1e-9; %rise time
30 VgateTf_vec = 95 *1e-9; %fall time
31 VgateO_vec = 0.5; %gate voltage ON time
32
33 Rgate_vec = 41.8; %settings from datasheet
34
35 Rload_vec = ’30 100 1’; %sets load resistance row vector
36
37 Tj_vec = [-55 25 150 175]; %sets Tj row vector
38 Tc_vec = 25; %sets Tc row vector
39
40 span = 1; %initialize average start
41 target = zeros (1,1); %initializes target time matrix
42 SWeff_bi_mat = zeros (284 ,3); %initializes switch efficiency matrix
260
43 Row = 1; %intitialize row count for data dump
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE
IKW15N120T2_L1 TJ={VTj}’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
53 line {06} = ’XU2 output gate_U2 TIE
IKW15N120T2_L1 TJ={VTj}’;
54 line {07} = ’Rgate_U2 gate_U2 Vg2 {
Rgate}’;
55 line {08} = ’Vgate_U2 Vg2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’;
56 line {09} = ’Rload output 0 {
Rload}’;
57
58 line {10} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep)];
59 line {11} = [’.lib ’ component_filepath ];
60 line {12} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL4 =500 SRCSTEPS =100’;
61 line {13} = ’.ic V(input)={Vin} V(Vg1)={VgI} V(Vg2)={VgI}’;
62 line {14} = [’.param Vin = ’ num2str(Vin_vec)];
63 line {15} = [’.param VgI = ’ num2str(VgateI_vec)];
64 line {16} = [’.param VgF = ’ num2str(VgateF_vec)];
65 line {17} = [’.param VgD = ’ num2str(VgateD_vec)];
66 line {18} = [’.param VgTr = ’ num2str(VgateTr_vec)];
67 line {19} = [’.param VgTf = ’ num2str(VgateTf_vec)];
68 line {20} = [’.param VgO = ’ num2str(VgateO_vec)];
69 line {21} = [’.param Rgate = ’ num2str(Rgate_vec)];
70 line {22} = [’.step param Rload ’ Rload_vec ];
71 line {23} = [’.step param VTj list ’ num2str(Tj_vec)];
72 line {24} = ’.backanno ’;
73 line {25} = ’.end’;
74
75 %% New Netlist
76 fid = fopen([ circuit_filepath ’.cir’],’wb’);
77 for i = 1: length(line)
78 fwrite(fid , [line{i} char (13) newline], ’char’);
79 end
80 fid = fclose(fid);
81
82 %% Simulate
83 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
84
85 %% Data Collection
86 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)




90 time = raw_data.time_vect;
91 for ii = 1:size(time ,2)
92 if time(ii) >= AVGstart
93 target(span) = ii;
94 span = span +1;
95 if time(ii) == Tstop
96 Vin = nanmean(raw_data.variable_mat (1,target));
97 Iin = nanmean(raw_data.variable_mat (13, target));
98 Pin = Vin.*abs(Iin);
99
100 Vc_U1 = nanmean(raw_data.variable_mat (1,target)); %same as Vin
101 Ve_U1 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
102 Vce_U1 = Vc_U1 -Ve_U1;
103 Pce_U1 = Vce_U1 .*abs(Iin);
104
105 Vc_U2 = nanmean(raw_data.variable_mat (5,target)); %same as Vout
106 Ve_U2 = nanmean(raw_data.variable_mat (2,target)); %same as Vtie
107 Vec_U2 = Ve_U2 -Vc_U2;
108 Pec_U2 = Vec_U2 .*abs(Iin);
109
110 Efficiency = 100 * (Pin -( Pce_U1+Pec_U2))./Pin;
111
112 % Tj = nanmean(raw_data.variable_mat (4,target)); %per doc VTj =
Tj
113
114 SWeff_bi_mat(Row ,1) = abs(Iin);
115 % SWeff_bi_mat(Row ,2) = Tj;
116 SWeff_bi_mat(Row ,3) = Efficiency;
117
118 Row = Row +1; %increments to next row for data dump
119 clear target





125 SWeff_bi_mat (1:71 ,2) = Tj_vec (1);
126 SWeff_bi_mat (72:142 ,2) = Tj_vec (2);
127 SWeff_bi_mat (143:213 ,2) = Tj_vec (3);
128 SWeff_bi_mat (214:284 ,2) = Tj_vec (4);
129
130 %% Data Save
131 save([ data_filepath ’IKW15N120T2\SwitchEfficiency\SWeff_bi_mat_temp.mat’],’
SWeff_bi_mat ’);
Software C.22: Efficiency Simulation of a Bidirectional circuit using Device 11










9 Id = 1000/30;
10 Id_lim = 1000/34;
11 Tj = 175;
12 Tj_lim = 150;
13 Ta = 25;
14 TO247 = 0.005391;
15 SOT227 = 0.007091;
16
17 %% IMW120R060M1H
18 Rds = 60 *1e-3;
19 Pdiss = Id^2*Rds;
20 Pdiss_lim = Id_lim ^2*Rds;
21 Rjc = 1;
22 Rcs = TO247;
23
24 syms Rsa
25 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
26 Rsa_sol = solve(eqn1 ,Rsa);
27
28 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
29 Rsa_lim_sol = solve(eqn2 ,Rsa);
30
31 Rsa_IMW120R060M1H = double(Rsa_sol);
32 Rsa_lim_IMW120R060M1H = double(Rsa_lim_sol);
33
34 %% LSIC1MO120E0080
35 Rds = 80 *1e-3;
36 Pdiss = Id^2*Rds;
37 Pdiss_lim = Id_lim ^2*Rds;
38 Rjc = 0.7;
39 Rcs = TO247;
40
41 syms Rsa
42 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
43 Rsa_sol = solve(eqn1 ,Rsa);
44
45 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
46 Rsa_lim_sol = solve(eqn2 ,Rsa);
47
48 Rsa_LSIC1MO120E0080 = double(Rsa_sol);
49 Rsa_lim_LSIC1MO120E0080 = double(Rsa_lim_sol);
50
51 %% MSC080SMA120J
52 Rds = 80 *1e-3;
53 Pdiss = Id^2*Rds;
54 Pdiss_lim = Id_lim ^2*Rds;
55 Rjc = 0.75;
56 Rcs = SOT227;
57
58 syms Rsa
59 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
60 Rsa_sol = solve(eqn1 ,Rsa);
61
62 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
63 Rsa_lim_sol = solve(eqn2 ,Rsa);
64
65 Rsa_MSC080SMA120J = double(Rsa_sol);




69 Rds = 80 *1e-3;
70 Pdiss = Id^2*Rds;
71 Pdiss_lim = Id_lim ^2*Rds;
72 Rjc = 0.91;
73 Rcs = TO247;
74
75 syms Rsa
76 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
77 Rsa_sol = solve(eqn1 ,Rsa);
78
79 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
80 Rsa_lim_sol = solve(eqn2 ,Rsa);
81
82 Rsa_SCT3080KL = double(Rsa_sol);
83 Rsa_lim_SCT3080KL = double(Rsa_lim_sol);
84
85 %% UJ3N120070K3S
86 Rds = 70.5 *1e-3;
87 Pdiss = Id^2*Rds;
88 Pdiss_lim = Id_lim ^2*Rds;
89 Rjc = 0.59;
90 Rcs = TO247;
91
92 syms Rsa
93 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
94 Rsa_sol = solve(eqn1 ,Rsa);
95
96 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
97 Rsa_lim_sol = solve(eqn2 ,Rsa);
98
99 Rsa_UJ3N120070K3S = double(Rsa_sol);
100 Rsa_lim_UJ3N120070K3S = double(Rsa_lim_sol);
101
102 %% UJ3C120080K3S
103 Rds = 80 *1e-3;
104 Pdiss = Id^2*Rds;
105 Pdiss_lim = Id_lim ^2*Rds;
106 Rjc = 0.59;
107 Rcs = TO247;
108
109 syms Rsa
110 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
111 Rsa_sol = solve(eqn1 ,Rsa);
112
113 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
114 Rsa_lim_sol = solve(eqn2 ,Rsa);
115
116 Rsa_UJ3C120080K3S = double(Rsa_sol);
117 Rsa_lim_UJ3C120080K3S = double(Rsa_lim_sol);
118
119 %% UJ3C120070K3S
120 Rds = 70 *1e-3;
121 Pdiss = Id^2*Rds;
122 Pdiss_lim = Id_lim ^2*Rds;
123 Rjc = 0.59;




127 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
128 Rsa_sol = solve(eqn1 ,Rsa);
129
130 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
131 Rsa_lim_sol = solve(eqn2 ,Rsa);
132
133 Rsa_UJ3C120070K3S = double(Rsa_sol);
134 Rsa_lim_UJ3C120070K3S = double(Rsa_lim_sol);
135
136 %% C2M0080120D
137 Rds = 80 *1e-3;
138 Pdiss = Id^2*Rds;
139 Pdiss_lim = Id_lim ^2*Rds;
140 Rjc = 0.65;
141 Rcs = TO247;
142
143 syms Rsa
144 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
145 Rsa_sol = solve(eqn1 ,Rsa);
146
147 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
148 Rsa_lim_sol = solve(eqn2 ,Rsa);
149
150 Rsa_C2M0080120D = double(Rsa_sol);
151 Rsa_lim_C2M0080120D = double(Rsa_lim_sol);
152
153 %% C3M0075120D
154 Rds = 75 *1e-3;
155 Pdiss = Id^2*Rds;
156 Pdiss_lim = Id_lim ^2*Rds;
157 Rjc = 1.1;
158 Rcs = TO247;
159
160 syms Rsa
161 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
162 Rsa_sol = solve(eqn1 ,Rsa);
163
164 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
165 Rsa_lim_sol = solve(eqn2 ,Rsa);
166
167 Rsa_C3M0075120D = double(Rsa_sol);
168 Rsa_lim_C3M0075120D = double(Rsa_lim_sol);
169
170 %% IKW15N120BH6
171 Rds = 91.7 *1e-3; %estimated , Vge =15V, Ic=60, Vce =5.5
172 Pdiss = Id^2*Rds;
173 Pdiss_lim = Id_lim ^2*Rds;
174 Rjc = 0.74;
175 Rcs = TO247;
176
177 syms Rsa
178 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
179 Rsa_sol = solve(eqn1 ,Rsa);
180
181 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
182 Rsa_lim_sol = solve(eqn2 ,Rsa);
183
184 Rsa_IKW15N120BH6 = double(Rsa_sol);




188 Rds = 79.2 *1e-3; %estimated , Vge =15V, Ic=60, Vce =4.75
189 Pdiss = Id^2*Rds;
190 Pdiss_lim = Id_lim ^2*Rds;
191 Rjc = 0.63;
192 Rcs = TO247;
193
194 syms Rsa
195 eqn1 = Ta + Pdiss *(Rjc + Rcs + Rsa) == Tj;
196 Rsa_sol = solve(eqn1 ,Rsa);
197
198 eqn2 = Ta + Pdiss_lim *(Rjc + Rcs + Rsa) == Tj_lim;
199 Rsa_lim_sol = solve(eqn2 ,Rsa);
200
201 Rsa_IKW15N120T2 = double(Rsa_sol);
202 Rsa_lim_IKW15N120T2 = double(Rsa_lim_sol);
Software C.23: Derivation of Rθ,sa values for each simulated model.






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\
SSCB_uni_Wolf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_uni_Wolf_AK10170C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 20; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
266
31 VgateTr_vec = 22 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rdrain_vec = 1 *1e-3;
36 Rgate_vec = 2.5; %settings from datasheet
37 Rsource_vec = 1 *1e-3;
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 drain gate source Tj Tc C2M0080120D
’;
51 line {04} = ’Rdrain drain input {Rdrain}’;
52 line {05} = ’Rgate gate Vg {Rgate}’;
53 line {06} = ’Rsource output source {Rsource}’;
54 line {07} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
55 line {08} = ’Lload output Load {Lload}’;
56 line {09} = ’Rload Load 0 {Rload}’;
57 line {10} = ’VTj Tj 0 {VTj}’;
58 line {11} = ’VTc Tc 0 {VTc}’;
59 line {12} = ’XU3 input Stage1 AK10 -170C’;
60 line {13} = ’XU3 Stage1 Stage2 AK10 -170C’;
61 line {14} = ’XU3 Stage2 Stage3 AK10 -170C’;
62 line {15} = ’XU3 Stage3 Stage4 AK10 -170C’;
63 line {16} = ’XU3 Stage4 Stage5 AK10 -170C’;
64 line {17} = ’XU3 Stage5 Stage6 AK10 -170C’;
65 line {18} = ’Redc Stage6 output 1n’;
66
67 line {19} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
68 line {20} = ’Ledc Pedc 0 1’;
69
70 line {21} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
71 line {22} = [’.lib ’ component_filepath ];
72 line {23} = [’.lib ’ EDC_filepath ];
73 line {24} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
74 line {25} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
75 line {26} = [’.param Vin = ’ num2str(Vin_vec)];
76 line {27} = [’.param VgI = ’ num2str(VgateI_vec)];
77 line {28} = [’.param VgF = ’ num2str(VgateF_vec)];
78 line {29} = [’.param VgD = ’ num2str(VgateD_vec)];
79 line {30} = [’.param VgTr = ’ num2str(VgateTr_vec)];
80 line {31} = [’.param VgTf = ’ num2str(VgateTf_vec)];
81 line {32} = [’.param VgO = ’ num2str(VgateO_vec)];
82 line {33} = [’.param Rdrain = ’ num2str(Rdrain_vec)];
83 line {34} = [’.param Rgate = ’ num2str(Rgate_vec)];
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84 line {35} = [’.param Rsource = ’ num2str(Rsource_vec)];
85 line {36} = [’.param Rload = ’ num2str(Rload_vec)];
86 line {37} = [’.param Lload = ’ Lload_vec ];
87 line {38} = [’.param VTj = ’ num2str(Tj_vec)];
88 line {39} = [’.param VTc = ’ num2str(Tc_vec)];
89 line {40} = ’.backanno ’;
90 line {41} = ’.end’;
91
92 %% New Netlist
93 fid = fopen([ circuit_filepath ’.cir’],’wb’);
94 for i = 1: length(line)
95 fwrite(fid , [line{i} char (13) newline], ’char’);
96 end
97 fid = fclose(fid);
98
99 %% Simulate
100 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
101
102 %% Data Collection
103 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
104 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
105
106 %UniDirectional Circuit
107 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
108
109 time = raw_data.time_vect;
110 time(:,col) = [];
111
112 [strt] = find(time (1,:) <0.9999995);
113 [stp] = find(time (1,:) >1.0000025);
114
115 time(:,[strt stp]) = [];
116
117 Vinput = raw_data.variable_mat (3,:);
118 Vinput(:,col) = [];
119 Vinput (:,[strt stp]) = [];
120
121 Vstage6 = raw_data.variable_mat (11 ,:);
122 Vstage6(:,col) = [];
123 Vstage6 (:,[strt stp]) = [];
124
125 Vedc = Vinput - Vstage6;
126
127 Pedc = raw_data.variable_mat (10 ,:);
128 Pedc(:,col) = [];
129 Pedc(:,[strt stp]) = [];
130
131 Eedc = raw_data.variable_mat (18 ,:);
132 Eedc(:,col) = [];
133 Eedc(:,[strt stp]) = [];
134
135 EDC_uni_mat (:,1) = time ’;
136 EDC_uni_mat (:,2) = Vedc ’;
137 EDC_uni_mat (:,3) = Pedc ’;
138 EDC_uni_mat (:,4) = (max(Eedc)-Eedc) ’;
268
139
140 %% Data Save
141 save([ data_filepath ’\EDC_AK10170C_temp.mat’],’EDC_uni_mat ’);
Software C.24: TVS Diode Unidirectional Performance Values of TVS 1






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\
SSCB_uni_Wolf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_uni_Wolf_AK10380C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 20; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 22 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rdrain_vec = 1 *1e-3;
36 Rgate_vec = 2.5; %settings from datasheet
37 Rsource_vec = 1 *1e-3;
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
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45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 drain gate source Tj Tc C2M0080120D
’;
51 line {04} = ’Rdrain drain input {Rdrain}’;
52 line {05} = ’Rgate gate Vg {Rgate}’;
53 line {06} = ’Rsource output source {Rsource}’;
54 line {07} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
55 line {08} = ’Lload output Load {Lload}’;
56 line {09} = ’Rload Load 0 {Rload}’;
57 line {10} = ’VTj Tj 0 {VTj}’;
58 line {11} = ’VTc Tc 0 {VTc}’;
59 line {12} = ’XU3 input Stage1 AK10 -380C’;
60 line {13} = ’XU3 Stage1 Stage2 AK10 -380C’;
61 line {14} = ’XU3 Stage2 Stage3 AK10 -380C’;
62 line {15} = ’Redc Stage3 output 1n’;
63
64 line {16} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
65 line {17} = ’Ledc Pedc 0 1’;
66
67 line {18} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
68 line {19} = [’.lib ’ component_filepath ];
69 line {20} = [’.lib ’ EDC_filepath ];
70 line {21} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
71 line {22} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
72 line {23} = [’.param Vin = ’ num2str(Vin_vec)];
73 line {24} = [’.param VgI = ’ num2str(VgateI_vec)];
74 line {25} = [’.param VgF = ’ num2str(VgateF_vec)];
75 line {26} = [’.param VgD = ’ num2str(VgateD_vec)];
76 line {27} = [’.param VgTr = ’ num2str(VgateTr_vec)];
77 line {28} = [’.param VgTf = ’ num2str(VgateTf_vec)];
78 line {29} = [’.param VgO = ’ num2str(VgateO_vec)];
79 line {30} = [’.param Rdrain = ’ num2str(Rdrain_vec)];
80 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
81 line {32} = [’.param Rsource = ’ num2str(Rsource_vec)];
82 line {33} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {34} = [’.param Lload = ’ Lload_vec ];
84 line {35} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {36} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {37} = ’.backanno ’;
87 line {38} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end




97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %UniDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <0.9999995);
110 [stp] = find(time (1,:) >1.0000025);
111
112 time(:,[strt stp]) = [];
113
114 Vinput = raw_data.variable_mat (3,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (11 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (10 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
128 Eedc = raw_data.variable_mat (15 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 EDC_uni_mat (:,1) = time ’;
133 EDC_uni_mat (:,2) = Vedc ’;
134 EDC_uni_mat (:,3) = Pedc ’;
135 EDC_uni_mat (:,4) = (max(Eedc)-Eedc) ’;
136
137 %% Data Save
138 save([ data_filepath ’\EDC_AK10380C_temp.mat’],’EDC_uni_mat ’);
Software C.25: TVS Diode Unidirectional Performance Values of TVS 2










8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_uni_Wolf_AK10530C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 20; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 22 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rdrain_vec = 1 *1e-3;
36 Rgate_vec = 2.5; %settings from datasheet
37 Rsource_vec = 1 *1e-3;
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 drain gate source Tj Tc C2M0080120D
’;
51 line {04} = ’Rdrain drain input {Rdrain}’;
52 line {05} = ’Rgate gate Vg {Rgate}’;
53 line {06} = ’Rsource output source {Rsource}’;
54 line {07} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
55 line {08} = ’Lload output Load {Lload}’;
56 line {09} = ’Rload Load 0 {Rload}’;
57 line {10} = ’VTj Tj 0 {VTj}’;
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58 line {11} = ’VTc Tc 0 {VTc}’;
59 line {12} = ’XU3 input Stage1 AK10 -530C’;
60 line {13} = ’XU3 Stage1 Stage2 AK10 -530C’;
61 line {14} = ’Redc Stage2 output 1n’;
62
63 line {15} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
64 line {16} = ’Ledc Pedc 0 1’;
65
66 line {17} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
67 line {18} = [’.lib ’ component_filepath ];
68 line {19} = [’.lib ’ EDC_filepath ];
69 line {20} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
70 line {21} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
71 line {22} = [’.param Vin = ’ num2str(Vin_vec)];
72 line {23} = [’.param VgI = ’ num2str(VgateI_vec)];
73 line {24} = [’.param VgF = ’ num2str(VgateF_vec)];
74 line {25} = [’.param VgD = ’ num2str(VgateD_vec)];
75 line {26} = [’.param VgTr = ’ num2str(VgateTr_vec)];
76 line {27} = [’.param VgTf = ’ num2str(VgateTf_vec)];
77 line {28} = [’.param VgO = ’ num2str(VgateO_vec)];
78 line {29} = [’.param Rdrain = ’ num2str(Rdrain_vec)];
79 line {30} = [’.param Rgate = ’ num2str(Rgate_vec)];
80 line {31} = [’.param Rsource = ’ num2str(Rsource_vec)];
81 line {32} = [’.param Rload = ’ num2str(Rload_vec)];
82 line {33} = [’.param Lload = ’ Lload_vec ];
83 line {34} = [’.param VTj = ’ num2str(Tj_vec)];
84 line {35} = [’.param VTc = ’ num2str(Tc_vec)];
85 line {36} = ’.backanno ’;
86 line {37} = ’.end’;
87
88 %% New Netlist
89 fid = fopen([ circuit_filepath ’.cir’],’wb’);
90 for i = 1: length(line)
91 fwrite(fid , [line{i} char (13) newline], ’char’);
92 end
93 fid = fclose(fid);
94
95 %% Simulate
96 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
97
98 %% Data Collection
99 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
100 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
101
102 %UniDirectional Circuit
103 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
104
105 time = raw_data.time_vect;
106 time(:,col) = [];
107
108 [strt] = find(time (1,:) <0.9999995);
109 [stp] = find(time (1,:) >1.0000025);
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110
111 time(:,[strt stp]) = [];
112
113 Vinput = raw_data.variable_mat (3,:);
114 Vinput(:,col) = [];
115 Vinput (:,[strt stp]) = [];
116
117 Vstage2 = raw_data.variable_mat (11 ,:);
118 Vstage2(:,col) = [];
119 Vstage2 (:,[strt stp]) = [];
120
121 Vedc = Vinput - Vstage2;
122
123 Pedc = raw_data.variable_mat (10 ,:);
124 Pedc(:,col) = [];
125 Pedc(:,[strt stp]) = [];
126
127 Eedc = raw_data.variable_mat (14 ,:);
128 Eedc(:,col) = [];
129 Eedc(:,[strt stp]) = [];
130
131 EDC_uni_mat (:,1) = time ’;
132 EDC_uni_mat (:,2) = Vedc ’;
133 EDC_uni_mat (:,3) = Pedc ’;
134 EDC_uni_mat (:,4) = (max(Eedc)-Eedc) ’;
135
136 %% Data Save
137 save([ data_filepath ’\EDC_AK10530C_temp.mat’],’EDC_uni_mat ’);
Software C.26: TVS Diode Unidirectional Performance Values of TVS 3






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\
SSCB_uni_Wolf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak3_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_uni_Wolf_AK3380C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak3_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
274
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 20; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 22 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rdrain_vec = 1 *1e-3;
36 Rgate_vec = 2.5; %settings from datasheet
37 Rsource_vec = 1 *1e-3;
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 drain gate source Tj Tc C2M0080120D
’;
51 line {04} = ’Rdrain drain input {Rdrain}’;
52 line {05} = ’Rgate gate Vg {Rgate}’;
53 line {06} = ’Rsource output source {Rsource}’;
54 line {07} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
55 line {08} = ’Lload output Load {Lload}’;
56 line {09} = ’Rload Load 0 {Rload}’;
57 line {10} = ’VTj Tj 0 {VTj}’;
58 line {11} = ’VTc Tc 0 {VTc}’;
59 line {12} = ’XU3 input Stage1 AK3 -380C’;
60 line {13} = ’XU3 Stage1 Stage2 AK3 -380C’;
61 line {14} = ’XU3 Stage2 Stage3 AK3 -380C’;
62 line {15} = ’Redc Stage3 output 1n’;
63
64 line {16} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
65 line {17} = ’Ledc Pedc 0 1’;
66
67 line {18} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
68 line {19} = [’.lib ’ component_filepath ];
69 line {20} = [’.lib ’ EDC_filepath ];
70 line {21} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
71 line {22} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
72 line {23} = [’.param Vin = ’ num2str(Vin_vec)];
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73 line {24} = [’.param VgI = ’ num2str(VgateI_vec)];
74 line {25} = [’.param VgF = ’ num2str(VgateF_vec)];
75 line {26} = [’.param VgD = ’ num2str(VgateD_vec)];
76 line {27} = [’.param VgTr = ’ num2str(VgateTr_vec)];
77 line {28} = [’.param VgTf = ’ num2str(VgateTf_vec)];
78 line {29} = [’.param VgO = ’ num2str(VgateO_vec)];
79 line {30} = [’.param Rdrain = ’ num2str(Rdrain_vec)];
80 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
81 line {32} = [’.param Rsource = ’ num2str(Rsource_vec)];
82 line {33} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {34} = [’.param Lload = ’ Lload_vec ];
84 line {35} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {36} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {37} = ’.backanno ’;
87 line {38} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %UniDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <0.9999995);
110 [stp] = find(time (1,:) >1.0000025);
111
112 time(:,[strt stp]) = [];
113
114 Vinput = raw_data.variable_mat (3,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (11 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (10 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
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128 Eedc = raw_data.variable_mat (15 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 EDC_uni_mat (:,1) = time ’;
133 EDC_uni_mat (:,2) = Vedc ’;
134 EDC_uni_mat (:,3) = Pedc ’;
135 EDC_uni_mat (:,4) = (max(Eedc)-Eedc) ’;
136
137 %% Data Save
138 save([ data_filepath ’\EDC_AK3380C_temp.mat’],’EDC_uni_mat ’);
Software C.27: TVS Diode Unidirectional Performance Values of TVS 4






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\
SSCB_uni_Wolf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_uni_Wolf_AK6170C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 20; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 22 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rdrain_vec = 1 *1e-3;
36 Rgate_vec = 2.5; %settings from datasheet
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37 Rsource_vec = 1 *1e-3;
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 drain gate source Tj Tc C2M0080120D
’;
51 line {04} = ’Rdrain drain input {Rdrain}’;
52 line {05} = ’Rgate gate Vg {Rgate}’;
53 line {06} = ’Rsource output source {Rsource}’;
54 line {07} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
55 line {08} = ’Lload output Load {Lload}’;
56 line {09} = ’Rload Load 0 {Rload}’;
57 line {10} = ’VTj Tj 0 {VTj}’;
58 line {11} = ’VTc Tc 0 {VTc}’;
59 line {12} = ’XU3 input Stage1 AK6 -170C’;
60 line {13} = ’XU3 Stage1 Stage2 AK6 -170C’;
61 line {14} = ’XU3 Stage2 Stage3 AK6 -170C’;
62 line {15} = ’XU3 Stage3 Stage4 AK6 -170C’;
63 line {16} = ’XU3 Stage4 Stage5 AK6 -170C’;
64 line {17} = ’XU3 Stage5 Stage6 AK6 -170C’;
65 line {18} = ’Redc Stage6 output 1n’;
66
67 line {19} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
68 line {20} = ’Ledc Pedc 0 1’;
69
70 line {21} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
71 line {22} = [’.lib ’ component_filepath ];
72 line {23} = [’.lib ’ EDC_filepath ];
73 line {24} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
74 line {25} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
75 line {26} = [’.param Vin = ’ num2str(Vin_vec)];
76 line {27} = [’.param VgI = ’ num2str(VgateI_vec)];
77 line {28} = [’.param VgF = ’ num2str(VgateF_vec)];
78 line {29} = [’.param VgD = ’ num2str(VgateD_vec)];
79 line {30} = [’.param VgTr = ’ num2str(VgateTr_vec)];
80 line {31} = [’.param VgTf = ’ num2str(VgateTf_vec)];
81 line {32} = [’.param VgO = ’ num2str(VgateO_vec)];
82 line {33} = [’.param Rdrain = ’ num2str(Rdrain_vec)];
83 line {34} = [’.param Rgate = ’ num2str(Rgate_vec)];
84 line {35} = [’.param Rsource = ’ num2str(Rsource_vec)];
85 line {36} = [’.param Rload = ’ num2str(Rload_vec)];
86 line {37} = [’.param Lload = ’ Lload_vec ];
87 line {38} = [’.param VTj = ’ num2str(Tj_vec)];
88 line {39} = [’.param VTc = ’ num2str(Tc_vec)];
89 line {40} = ’.backanno ’;
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90 line {41} = ’.end’;
91
92 %% New Netlist
93 fid = fopen([ circuit_filepath ’.cir’],’wb’);
94 for i = 1: length(line)
95 fwrite(fid , [line{i} char (13) newline], ’char’);
96 end
97 fid = fclose(fid);
98
99 %% Simulate
100 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
101
102 %% Data Collection
103 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
104 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
105
106 %UniDirectional Circuit
107 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
108
109 time = raw_data.time_vect;
110 time(:,col) = [];
111
112 [strt] = find(time (1,:) <0.9999995);
113 [stp] = find(time (1,:) >1.0000025);
114
115 time(:,[strt stp]) = [];
116
117 Vinput = raw_data.variable_mat (3,:);
118 Vinput(:,col) = [];
119 Vinput (:,[strt stp]) = [];
120
121 Vstage6 = raw_data.variable_mat (11 ,:);
122 Vstage6(:,col) = [];
123 Vstage6 (:,[strt stp]) = [];
124
125 Vedc = Vinput - Vstage6;
126
127 Pedc = raw_data.variable_mat (10 ,:);
128 Pedc(:,col) = [];
129 Pedc(:,[strt stp]) = [];
130
131 Eedc = raw_data.variable_mat (18 ,:);
132 Eedc(:,col) = [];
133 Eedc(:,[strt stp]) = [];
134
135 EDC_uni_mat (:,1) = time ’;
136 EDC_uni_mat (:,2) = Vedc ’;
137 EDC_uni_mat (:,3) = Pedc ’;
138 EDC_uni_mat (:,4) = (max(Eedc)-Eedc) ’;
139
140 %% Data Save
141 save([ data_filepath ’\EDC_AK6170C_temp.mat’],’EDC_uni_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\
SSCB_uni_Wolf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_uni_Wolf_AK6380C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 20; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 22 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rdrain_vec = 1 *1e-3;
36 Rgate_vec = 2.5; %settings from datasheet
37 Rsource_vec = 1 *1e-3;
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
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50 line {03} = ’XU1 drain gate source Tj Tc C2M0080120D
’;
51 line {04} = ’Rdrain drain input {Rdrain}’;
52 line {05} = ’Rgate gate Vg {Rgate}’;
53 line {06} = ’Rsource output source {Rsource}’;
54 line {07} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
55 line {08} = ’Lload output Load {Lload}’;
56 line {09} = ’Rload Load 0 {Rload}’;
57 line {10} = ’VTj Tj 0 {VTj}’;
58 line {11} = ’VTc Tc 0 {VTc}’;
59 line {12} = ’XU3 input Stage1 AK6 -380C’;
60 line {13} = ’XU3 Stage1 Stage2 AK6 -380C’;
61 line {14} = ’XU3 Stage2 Stage3 AK6 -380C’;
62 line {15} = ’Redc Stage3 output 1n’;
63
64 line {16} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
65 line {17} = ’Ledc Pedc 0 1’;
66
67 line {18} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
68 line {19} = [’.lib ’ component_filepath ];
69 line {20} = [’.lib ’ EDC_filepath ];
70 line {21} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
71 line {22} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
72 line {23} = [’.param Vin = ’ num2str(Vin_vec)];
73 line {24} = [’.param VgI = ’ num2str(VgateI_vec)];
74 line {25} = [’.param VgF = ’ num2str(VgateF_vec)];
75 line {26} = [’.param VgD = ’ num2str(VgateD_vec)];
76 line {27} = [’.param VgTr = ’ num2str(VgateTr_vec)];
77 line {28} = [’.param VgTf = ’ num2str(VgateTf_vec)];
78 line {29} = [’.param VgO = ’ num2str(VgateO_vec)];
79 line {30} = [’.param Rdrain = ’ num2str(Rdrain_vec)];
80 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
81 line {32} = [’.param Rsource = ’ num2str(Rsource_vec)];
82 line {33} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {34} = [’.param Lload = ’ Lload_vec ];
84 line {35} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {36} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {37} = ’.backanno ’;
87 line {38} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
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101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %UniDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <0.9999995);
110 [stp] = find(time (1,:) >1.0000025);
111
112 time(:,[strt stp]) = [];
113
114 Vinput = raw_data.variable_mat (3,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (11 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (10 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
128 Eedc = raw_data.variable_mat (15 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 EDC_uni_mat (:,1) = time ’;
133 EDC_uni_mat (:,2) = Vedc ’;
134 EDC_uni_mat (:,3) = Pedc ’;
135 EDC_uni_mat (:,4) = (max(Eedc)-Eedc) ’;
136
137 %% Data Save
138 save([ data_filepath ’\EDC_AK6380C_temp.mat’],’EDC_uni_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\
SSCB_uni_Wolf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\PTVS10 -xxxC -TH_temp.lib




13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_uni_Wolf_PTVS10 ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\PTVS10 -xxxC -TH_temp.lib’]; %EDC file
path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 20; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 22 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rdrain_vec = 1 *1e-3;
36 Rgate_vec = 2.5; %settings from datasheet
37 Rsource_vec = 1 *1e-3;
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 drain gate source Tj Tc C2M0080120D
’;
51 line {04} = ’Rdrain drain input {Rdrain}’;
52 line {05} = ’Rgate gate Vg {Rgate}’;
53 line {06} = ’Rsource output source {Rsource}’;
54 line {07} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
55 line {08} = ’Lload output Load {Lload}’;
56 line {09} = ’Rload Load 0 {Rload}’;
57 line {10} = ’VTj Tj 0 {VTj}’;
58 line {11} = ’VTc Tc 0 {VTc}’;
59 line {12} = ’XU3 input Stage1 PTVS10 -380C
-TH’;
60 line {13} = ’XU3 Stage1 Stage2 PTVS10 -380C
-TH’;
61 line {14} = ’XU3 Stage2 Stage3 PTVS10 -380C
-TH’;
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62 line {15} = ’Redc Stage3 output 1n’;
63
64 line {16} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
65 line {17} = ’Ledc Pedc 0 1’;
66
67 line {18} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
68 line {19} = [’.lib ’ component_filepath ];
69 line {20} = [’.lib ’ EDC_filepath ];
70 line {21} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
71 line {22} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
72 line {23} = [’.param Vin = ’ num2str(Vin_vec)];
73 line {24} = [’.param VgI = ’ num2str(VgateI_vec)];
74 line {25} = [’.param VgF = ’ num2str(VgateF_vec)];
75 line {26} = [’.param VgD = ’ num2str(VgateD_vec)];
76 line {27} = [’.param VgTr = ’ num2str(VgateTr_vec)];
77 line {28} = [’.param VgTf = ’ num2str(VgateTf_vec)];
78 line {29} = [’.param VgO = ’ num2str(VgateO_vec)];
79 line {30} = [’.param Rdrain = ’ num2str(Rdrain_vec)];
80 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
81 line {32} = [’.param Rsource = ’ num2str(Rsource_vec)];
82 line {33} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {34} = [’.param Lload = ’ Lload_vec ];
84 line {35} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {36} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {37} = ’.backanno ’;
87 line {38} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %UniDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <0.9999995);
110 [stp] = find(time (1,:) >1.0000025);
111
112 time(:,[strt stp]) = [];
113
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114 Vinput = raw_data.variable_mat (3,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (11 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (10 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
128 Eedc = raw_data.variable_mat (15 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 EDC_uni_mat (:,1) = time ’;
133 EDC_uni_mat (:,2) = Vedc ’;
134 EDC_uni_mat (:,3) = Pedc ’;
135 EDC_uni_mat (:,4) = (max(Eedc)-Eedc) ’;
136
137 %% Data Save
138 save([ data_filepath ’\EDC_PTVS10_temp.mat’],’EDC_uni_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\
SSCB_uni_Wolf.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\PTVS3 -xxxC -TH_HV_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_uni_Wolf_PTVS3 ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\PTVS3 -xxxC -TH_HV_temp.lib’]; %EDC file
path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
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23 Tmaxstep = 1 *1e-3; %transient analysis step
24 AVGstart = 0.9; %start averaging
25
26 Vin_vec = 1000; %input voltage
27
28 VgateI_vec = -5; %initial gate voltage
29 VgateF_vec = 20; %final gate voltage
30 VgateD_vec = 0.5; %gate voltage delay
31 VgateTr_vec = 22 *1e-9; %rise time
32 VgateTf_vec = 14 *1e-9; %fall time
33 VgateO_vec = 0.5; %gate voltage ON time
34
35 Rdrain_vec = 1 *1e-3;
36 Rgate_vec = 2.5; %settings from datasheet
37 Rsource_vec = 1 *1e-3;
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %UniDirectional Circuit
48 % name node1 node2 node3 node4 node5 value /
file with values
49 line {02} = ’Vin input 0 {Vin}’;
50 line {03} = ’XU1 drain gate source Tj Tc C2M0080120D
’;
51 line {04} = ’Rdrain drain input {Rdrain}’;
52 line {05} = ’Rgate gate Vg {Rgate}’;
53 line {06} = ’Rsource output source {Rsource}’;
54 line {07} = ’Vgate Vg output PULSE ({VgI}
{VgF} {VgD} {VgTr} {VgTf} {VgO})’;
55 line {08} = ’Lload output Load {Lload}’;
56 line {09} = ’Rload Load 0 {Rload}’;
57 line {10} = ’VTj Tj 0 {VTj}’;
58 line {11} = ’VTc Tc 0 {VTc}’;
59 line {12} = ’XU3 input Stage1 PTVS3 -380C-
TH’;
60 line {13} = ’XU3 Stage1 Stage2 PTVS3 -380C-
TH’;
61 line {14} = ’XU3 Stage2 Stage3 PTVS3 -380C-
TH’;
62 line {15} = ’Redc Stage3 output 1n’;
63
64 line {16} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
65 line {17} = ’Ledc Pedc 0 1’;
66
67 line {18} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
68 line {19} = [’.lib ’ component_filepath ];
69 line {20} = [’.lib ’ EDC_filepath ];
70 line {21} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
71 line {22} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg)={VgI}’;
72 line {23} = [’.param Vin = ’ num2str(Vin_vec)];
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73 line {24} = [’.param VgI = ’ num2str(VgateI_vec)];
74 line {25} = [’.param VgF = ’ num2str(VgateF_vec)];
75 line {26} = [’.param VgD = ’ num2str(VgateD_vec)];
76 line {27} = [’.param VgTr = ’ num2str(VgateTr_vec)];
77 line {28} = [’.param VgTf = ’ num2str(VgateTf_vec)];
78 line {29} = [’.param VgO = ’ num2str(VgateO_vec)];
79 line {30} = [’.param Rdrain = ’ num2str(Rdrain_vec)];
80 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
81 line {32} = [’.param Rsource = ’ num2str(Rsource_vec)];
82 line {33} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {34} = [’.param Lload = ’ Lload_vec ];
84 line {35} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {36} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {37} = ’.backanno ’;
87 line {38} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %UniDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <0.9999995);
110 [stp] = find(time (1,:) >1.0000025);
111
112 time(:,[strt stp]) = [];
113
114 Vinput = raw_data.variable_mat (3,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (11 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (10 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
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128 Eedc = raw_data.variable_mat (15 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 EDC_uni_mat (:,1) = time ’;
133 EDC_uni_mat (:,2) = Vedc ’;
134 EDC_uni_mat (:,3) = Pedc ’;
135 EDC_uni_mat (:,4) = (max(Eedc)-Eedc) ’;
136
137 %% Data Save
138 save([ data_filepath ’\EDC_PTVS3_temp.mat’],’EDC_uni_mat ’);
Software C.31: TVS Diode Unidirectional Performance Values of TVS 8






7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\SSCB_bi_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_bi_Wolf_AK10170C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24
25 Tsrt = 0.9999999; %start time for data collection
26 Tstp = 1.000015; %stop time for data collection
27
28 Vin_vec = 1000; %input voltage
29
30 VgateI_vec = -5; %initial gate voltage
31 VgateF_vec = 20; %final gate voltage
32 VgateD_vec = 0.5; %gate voltage delay
33 VgateTr_vec = 22 *1e-9; %rise time
34 VgateTf_vec = 14 *1e-9; %fall time
35 VgateO_vec = 0.5; %gate voltage ON time
36
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37 Rgate_vec = 2.5; %settings from datasheet
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 VG2 {
Rgate}’;
55 line {08} = ’Vgate_U2 VG2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Lload output Load {
Lload}’;
57 line {10} = ’Rload Load 0 {
Rload}’;
58 line {11} = ’VTj Tj 0 {VTj
}’;
59 line {12} = ’VTc Tc 0 {VTc
}’;
60
61 line {13} = ’XU3 input Stage1 AK10 -170C’;
62 line {14} = ’XU4 Stage1 Stage2 AK10 -170C’;
63 line {15} = ’XU5 Stage2 Stage3 AK10 -170C’;
64 line {16} = ’XU6 Stage3 Stage4 AK10 -170C’;
65 line {17} = ’XU7 Stage4 Stage5 AK10 -170C’;
66 line {18} = ’XU8 Stage5 Stage6 AK10 -170C’;
67 line {19} = ’Redc Stage6 output 1n’;
68
69 line {20} = ’B1 Pedc 0 V=(V(input)
-V(Stage6))*I(Redc)’;
70 line {21} = ’Ledc Pedc 0 1’;
71
72 line {22} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
73 line {23} = [’.lib ’ component_filepath ];
74 line {24} = [’.lib ’ EDC_filepath ];
75 line {25} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
76 line {26} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
77 line {27} = [’.param Vin = ’ num2str(Vin_vec)];
78 line {28} = [’.param VgI = ’ num2str(VgateI_vec)];
79 line {29} = [’.param VgF = ’ num2str(VgateF_vec)];
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80 line {30} = [’.param VgD = ’ num2str(VgateD_vec)];
81 line {31} = [’.param VgTr = ’ num2str(VgateTr_vec)];
82 line {32} = [’.param VgTf = ’ num2str(VgateTf_vec)];
83 line {33} = [’.param VgO = ’ num2str(VgateO_vec)];
84 line {34} = [’.param Rgate = ’ num2str(Rgate_vec)];
85 line {35} = [’.param Rload = ’ num2str(Rload_vec)];
86 line {36} = [’.param Lload = ’ Lload_vec ];
87 line {37} = [’.param VTj = ’ num2str(Tj_vec)];
88 line {38} = [’.param VTc = ’ num2str(Tc_vec)];
89 line {39} = ’.backanno ’;
90 line {40} = ’.end’;
91 %% New Netlist
92 fid = fopen([ circuit_filepath ’.cir’],’wb’);
93 for i = 1: length(line)
94 fwrite(fid , [line{i} char (13) newline], ’char’);
95 end
96 fid = fclose(fid);
97
98 %% Simulate
99 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
100
101 %% Data Collection
102 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
103 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
104
105 %BiDirectional Circuit
106 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
107
108 time = raw_data.time_vect;
109 time(:,col) = [];
110
111 [strt] = find(time (1,:) <Tsrt);
112 [stp] = find(time (1,:) >Tstp);
113
114 time(:,[strt stp]) = [];
115
116 Vinput = raw_data.variable_mat (1,:);
117 Vinput(:,col) = [];
118 Vinput (:,[strt stp]) = [];
119
120 Vstage6 = raw_data.variable_mat (16 ,:);
121 Vstage6(:,col) = [];
122 Vstage6 (:,[strt stp]) = [];
123
124 Vedc = Vinput - Vstage6;
125
126 Pedc = raw_data.variable_mat (17 ,:);
127 Pedc(:,col) = [];
128 Pedc(:,[strt stp]) = [];
129
130 Eedc = raw_data.variable_mat (19 ,:);
131 Eedc(:,col) = [];
132 Eedc(:,[strt stp]) = [];
133
134 time = time -Tsrt; %sets the data to start at 0
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135 time = time*1e6; %defines the time scale to be micro -seconds
136 Pedc = Pedc/1e3; %defines the power scale to be kilo -watts
137 Eedc = Eedc*1e3; %defines the energy scale to be mili -joules
138
139 EDC_bi_mat (:,1) = time ’;
140 EDC_bi_mat (:,2) = Vedc ’;
141 EDC_bi_mat (:,3) = Pedc ’;
142 EDC_bi_mat (:,4) = Eedc ’-min(Eedc);
143
144 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,2))
145 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,3))
146 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,4))
147
148 %% Data Save
149 save([ data_filepath ’\EDC_AK10170C_temp.mat’],’EDC_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\SSCB_bi_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_bi_Wolf_AK10380C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24
25 Tsrt = 0.9999999; %start time for data collection
26 Tstp = 1.000015; %stop time for data collection
27
28 Vin_vec = 1000; %input voltage
29
30 VgateI_vec = -5; %initial gate voltage
31 VgateF_vec = 20; %final gate voltage
32 VgateD_vec = 0.5; %gate voltage delay
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33 VgateTr_vec = 22 *1e-9; %rise time
34 VgateTf_vec = 14 *1e-9; %fall time
35 VgateO_vec = 0.5; %gate voltage ON time
36
37 Rgate_vec = 2.5; %settings from datasheet
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 VG2 {
Rgate}’;
55 line {08} = ’Vgate_U2 VG2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Lload output Load {
Lload}’;
57 line {10} = ’Rload Load 0 {
Rload}’;
58 line {11} = ’VTj Tj 0 {VTj
}’;
59 line {12} = ’VTc Tc 0 {VTc
}’;
60
61 line {13} = ’XU3 input Stage1 AK10 -380C’;
62 line {14} = ’XU4 Stage1 Stage2 AK10 -380C’;
63 line {15} = ’XU5 Stage2 Stage3 AK10 -380C’;
64 line {16} = ’Redc Stage3 output 1n’;
65
66 line {17} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
67 line {18} = ’Ledc Pedc 0 1’;
68
69 line {19} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
70 line {20} = [’.lib ’ component_filepath ];
71 line {21} = [’.lib ’ EDC_filepath ];
72 line {22} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
73 line {23} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
74 line {24} = [’.param Vin = ’ num2str(Vin_vec)];
75 line {25} = [’.param VgI = ’ num2str(VgateI_vec)];
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76 line {26} = [’.param VgF = ’ num2str(VgateF_vec)];
77 line {27} = [’.param VgD = ’ num2str(VgateD_vec)];
78 line {28} = [’.param VgTr = ’ num2str(VgateTr_vec)];
79 line {29} = [’.param VgTf = ’ num2str(VgateTf_vec)];
80 line {30} = [’.param VgO = ’ num2str(VgateO_vec)];
81 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
82 line {32} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {33} = [’.param Lload = ’ Lload_vec ];
84 line {34} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {35} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {36} = ’.backanno ’;
87 line {37} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %BiDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <Tsrt);
110 [stp] = find(time (1,:) >Tstp);
111
112 time(:,[strt stp]) = [];
113
114 Vinput = raw_data.variable_mat (1,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (13 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (14 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
128 Eedc = raw_data.variable_mat (16 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
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131
132 time = time -Tsrt; %sets the data to start at 0
133 time = time*1e6; %defines the time scale to be micro -seconds
134 Pedc = Pedc/1e3; %defines the power scale to be kilo -watts
135 Eedc = Eedc*1e3; %defines the energy scale to be mili -joules
136
137 EDC_bi_mat (:,1) = time ’;
138 EDC_bi_mat (:,2) = Vedc ’;
139 EDC_bi_mat (:,3) = Pedc ’;
140 EDC_bi_mat (:,4) = Eedc ’-min(Eedc);
141
142 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,2))
143 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,3))
144 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,4))
145
146 %% Data Save
147 save([ data_filepath ’\EDC_AK10380C_temp.mat’],’EDC_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\SSCB_bi_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_bi_Wolf_AK10530C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak10_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24
25 Tsrt = 0.9999999; %start time for data collection
26 Tstp = 1.000015; %stop time for data collection
27
28 Vin_vec = 1000; %input voltage
29
30 VgateI_vec = -5; %initial gate voltage
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31 VgateF_vec = 20; %final gate voltage
32 VgateD_vec = 0.5; %gate voltage delay
33 VgateTr_vec = 22 *1e-9; %rise time
34 VgateTf_vec = 14 *1e-9; %fall time
35 VgateO_vec = 0.5; %gate voltage ON time
36
37 Rgate_vec = 2.5; %settings from datasheet
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 VG2 {
Rgate}’;
55 line {08} = ’Vgate_U2 VG2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Lload output Load {
Lload}’;
57 line {10} = ’Rload Load 0 {
Rload}’;
58 line {11} = ’VTj Tj 0 {VTj
}’;
59 line {12} = ’VTc Tc 0 {VTc
}’;
60
61 line {13} = ’XU3 input Stage1 AK10 -530C’;
62 line {14} = ’XU4 Stage1 Stage2 AK10 -530C’;
63 line {15} = ’Redc Stage2 output 1n’;
64
65 line {16} = ’B1 Pedc 0 V=(V(input)
-V(Stage2))*I(Redc)’;
66 line {17} = ’Ledc Pedc 0 1’;
67
68 line {18} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
69 line {19} = [’.lib ’ component_filepath ];
70 line {20} = [’.lib ’ EDC_filepath ];
71 line {21} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
72 line {22} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
73 line {23} = [’.param Vin = ’ num2str(Vin_vec)];
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74 line {24} = [’.param VgI = ’ num2str(VgateI_vec)];
75 line {25} = [’.param VgF = ’ num2str(VgateF_vec)];
76 line {26} = [’.param VgD = ’ num2str(VgateD_vec)];
77 line {27} = [’.param VgTr = ’ num2str(VgateTr_vec)];
78 line {28} = [’.param VgTf = ’ num2str(VgateTf_vec)];
79 line {29} = [’.param VgO = ’ num2str(VgateO_vec)];
80 line {30} = [’.param Rgate = ’ num2str(Rgate_vec)];
81 line {31} = [’.param Rload = ’ num2str(Rload_vec)];
82 line {32} = [’.param Lload = ’ Lload_vec ];
83 line {33} = [’.param VTj = ’ num2str(Tj_vec)];
84 line {34} = [’.param VTc = ’ num2str(Tc_vec)];
85 line {35} = ’.backanno ’;
86 line {36} = ’.end’;
87
88 %% New Netlist
89 fid = fopen([ circuit_filepath ’.cir’],’wb’);
90 for i = 1: length(line)
91 fwrite(fid , [line{i} char (13) newline], ’char’);
92 end
93 fid = fclose(fid);
94
95 %% Simulate
96 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
97
98 %% Data Collection
99 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
100 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
101
102 %BiDirectional Circuit
103 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
104
105 time = raw_data.time_vect;
106 time(:,col) = [];
107
108 [strt] = find(time (1,:) <Tsrt);
109 [stp] = find(time (1,:) >Tstp);
110
111 time(:,[strt stp]) = [];
112
113 Vinput = raw_data.variable_mat (1,:);
114 Vinput(:,col) = [];
115 Vinput (:,[strt stp]) = [];
116
117 Vstage2 = raw_data.variable_mat (12 ,:);
118 Vstage2(:,col) = [];
119 Vstage2 (:,[strt stp]) = [];
120
121 Vedc = Vinput - Vstage2;
122
123 Pedc = raw_data.variable_mat (13 ,:);
124 Pedc(:,col) = [];
125 Pedc(:,[strt stp]) = [];
126
127 Eedc = raw_data.variable_mat (15 ,:);
128 Eedc(:,col) = [];
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129 Eedc(:,[strt stp]) = [];
130
131 time = time -Tsrt; %sets the data to start at 0
132 time = time*1e6; %defines the time scale to be micro -seconds
133 Pedc = Pedc/1e3; %defines the power scale to be kilo -watts
134 Eedc = Eedc*1e3; %defines the energy scale to be mili -joules
135
136 EDC_bi_mat (:,1) = time ’;
137 EDC_bi_mat (:,2) = Vedc ’;
138 EDC_bi_mat (:,3) = Pedc ’;
139 EDC_bi_mat (:,4) = Eedc ’-min(Eedc);
140
141 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,2))
142 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,3))
143 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,4))
144
145 %% Data Save
146 save([ data_filepath ’\EDC_AK10530C_temp.mat’],’EDC_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\SSCB_bi_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak3_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_bi_Wolf_AK3380C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak3_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24
25 Tsrt = 0.9999999; %start time for data collection
26 Tstp = 1.000015; %stop time for data collection
27
28 Vin_vec = 1000; %input voltage
29
297
30 VgateI_vec = -5; %initial gate voltage
31 VgateF_vec = 20; %final gate voltage
32 VgateD_vec = 0.5; %gate voltage delay
33 VgateTr_vec = 22 *1e-9; %rise time
34 VgateTf_vec = 14 *1e-9; %fall time
35 VgateO_vec = 0.5; %gate voltage ON time
36
37 Rgate_vec = 2.5; %settings from datasheet
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 VG2 {
Rgate}’;
55 line {08} = ’Vgate_U2 VG2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Lload output Load {
Lload}’;
57 line {10} = ’Rload Load 0 {
Rload}’;
58 line {11} = ’VTj Tj 0 {VTj
}’;
59 line {12} = ’VTc Tc 0 {VTc
}’;
60
61 line {13} = ’XU3 input Stage1 AK3 -380C’;
62 line {14} = ’XU4 Stage1 Stage2 AK3 -380C’;
63 line {15} = ’XU5 Stage2 Stage3 AK3 -380C’;
64 line {16} = ’Redc Stage3 output 1n’;
65
66 line {17} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
67 line {18} = ’Ledc Pedc 0 1’;
68
69 line {19} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
70 line {20} = [’.lib ’ component_filepath ];
71 line {21} = [’.lib ’ EDC_filepath ];
72 line {22} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
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73 line {23} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
74 line {24} = [’.param Vin = ’ num2str(Vin_vec)];
75 line {25} = [’.param VgI = ’ num2str(VgateI_vec)];
76 line {26} = [’.param VgF = ’ num2str(VgateF_vec)];
77 line {27} = [’.param VgD = ’ num2str(VgateD_vec)];
78 line {28} = [’.param VgTr = ’ num2str(VgateTr_vec)];
79 line {29} = [’.param VgTf = ’ num2str(VgateTf_vec)];
80 line {30} = [’.param VgO = ’ num2str(VgateO_vec)];
81 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
82 line {32} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {33} = [’.param Lload = ’ Lload_vec ];
84 line {34} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {35} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {36} = ’.backanno ’;
87 line {37} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %BiDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <Tsrt);
110 [stp] = find(time (1,:) >Tstp);
111
112 time(:,[strt stp]) = [];
113
114 Vinput = raw_data.variable_mat (1,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (13 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (14 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
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127
128 Eedc = raw_data.variable_mat (16 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 time = time -Tsrt; %sets the data to start at 0
133 time = time*1e6; %defines the time scale to be micro -seconds
134 Pedc = Pedc/1e3; %defines the power scale to be kilo -watts
135 Eedc = Eedc*1e3; %defines the energy scale to be mili -joules
136
137 EDC_bi_mat (:,1) = time ’;
138 EDC_bi_mat (:,2) = Vedc ’;
139 EDC_bi_mat (:,3) = Pedc ’;
140 EDC_bi_mat (:,4) = Eedc ’-min(Eedc);
141
142 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,2))
143 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,3))
144 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,4))
145
146 %% Data Save
147 save([ data_filepath ’\EDC_AK3380C_temp.mat’],’EDC_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\SSCB_bi_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_bi_Wolf_AK6170C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24
25 Tsrt = 0.9999999; %start time for data collection
26 Tstp = 1.000015; %stop time for data collection
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27
28 Vin_vec = 1000; %input voltage
29
30 VgateI_vec = -5; %initial gate voltage
31 VgateF_vec = 20; %final gate voltage
32 VgateD_vec = 0.5; %gate voltage delay
33 VgateTr_vec = 22 *1e-9; %rise time
34 VgateTf_vec = 14 *1e-9; %fall time
35 VgateO_vec = 0.5; %gate voltage ON time
36
37 Rgate_vec = 2.5; %settings from datasheet
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 VG2 {
Rgate}’;
55 line {08} = ’Vgate_U2 VG2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Lload output Load {
Lload}’;
57 line {10} = ’Rload Load 0 {
Rload}’;
58 line {11} = ’VTj Tj 0 {VTj
}’;
59 line {12} = ’VTc Tc 0 {VTc
}’;
60
61 line {13} = ’XU3 input Stage1 AK6 -170C’;
62 line {14} = ’XU4 Stage1 Stage2 AK6 -170C’;
63 line {15} = ’XU5 Stage2 Stage3 AK6 -170C’;
64 line {16} = ’XU6 Stage3 Stage4 AK6 -170C’;
65 line {17} = ’XU7 Stage4 Stage5 AK6 -170C’;
66 line {18} = ’XU8 Stage5 Stage6 AK6 -170C’;
67 line {19} = ’Redc Stage6 output 1n’;
68
69 line {20} = ’B1 Pedc 0 V=(V(input)
-V(Stage6))*I(Redc)’;
70 line {21} = ’Ledc Pedc 0 1’;
71
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72 line {22} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
73 line {23} = [’.lib ’ component_filepath ];
74 line {24} = [’.lib ’ EDC_filepath ];
75 line {25} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
76 line {26} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
77 line {27} = [’.param Vin = ’ num2str(Vin_vec)];
78 line {28} = [’.param VgI = ’ num2str(VgateI_vec)];
79 line {29} = [’.param VgF = ’ num2str(VgateF_vec)];
80 line {30} = [’.param VgD = ’ num2str(VgateD_vec)];
81 line {31} = [’.param VgTr = ’ num2str(VgateTr_vec)];
82 line {32} = [’.param VgTf = ’ num2str(VgateTf_vec)];
83 line {33} = [’.param VgO = ’ num2str(VgateO_vec)];
84 line {34} = [’.param Rgate = ’ num2str(Rgate_vec)];
85 line {35} = [’.param Rload = ’ num2str(Rload_vec)];
86 line {36} = [’.param Lload = ’ Lload_vec ];
87 line {37} = [’.param VTj = ’ num2str(Tj_vec)];
88 line {38} = [’.param VTc = ’ num2str(Tc_vec)];
89 line {39} = ’.backanno ’;
90 line {40} = ’.end’;
91
92 %% New Netlist
93 fid = fopen([ circuit_filepath ’.cir’],’wb’);
94 for i = 1: length(line)
95 fwrite(fid , [line{i} char (13) newline], ’char’);
96 end
97 fid = fclose(fid);
98
99 %% Simulate
100 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
101
102 %% Data Collection
103 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
104 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
105
106 %BiDirectional Circuit
107 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
108
109 time = raw_data.time_vect;
110 time(:,col) = [];
111
112 [strt] = find(time (1,:) <Tsrt);
113 [stp] = find(time (1,:) >Tstp);
114
115 time(:,[strt stp]) = [];
116
117 Vinput = raw_data.variable_mat (1,:);
118 Vinput(:,col) = [];
119 Vinput (:,[strt stp]) = [];
120
121 Vstage6 = raw_data.variable_mat (16 ,:);
122 Vstage6(:,col) = [];
123 Vstage6 (:,[strt stp]) = [];
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124
125 Vedc = Vinput - Vstage6;
126
127 Pedc = raw_data.variable_mat (17 ,:);
128 Pedc(:,col) = [];
129 Pedc(:,[strt stp]) = [];
130
131 Eedc = raw_data.variable_mat (19 ,:);
132 Eedc(:,col) = [];
133 Eedc(:,[strt stp]) = [];
134
135 time = time -Tsrt; %sets the data to start at 0
136 time = time*1e6; %defines the time scale to be micro -seconds
137 Pedc = Pedc/1e3; %defines the power scale to be kilo -watts
138 Eedc = Eedc*1e3; %defines the energy scale to be mili -joules
139
140 EDC_bi_mat (:,1) = time ’;
141 EDC_bi_mat (:,2) = Vedc ’;
142 EDC_bi_mat (:,3) = Pedc ’;
143 EDC_bi_mat (:,4) = Eedc ’-min(Eedc);
144
145 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,2))
146 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,3))
147 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,4))
148
149 %% Data Save
150 save([ data_filepath ’\EDC_AK6170C_temp.mat’],’EDC_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\SSCB_bi_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_bi_Wolf_AK6380C ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\
littelfuse_tvs_diode_ak6_xxxc_b_spice_temp.lib’]; %EDC file path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
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21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24
25 Tsrt = 0.9999999; %start time for data collection
26 Tstp = 1.000015; %stop time for data collection
27
28 Vin_vec = 1000; %input voltage
29
30 VgateI_vec = -5; %initial gate voltage
31 VgateF_vec = 20; %final gate voltage
32 VgateD_vec = 0.5; %gate voltage delay
33 VgateTr_vec = 22 *1e-9; %rise time
34 VgateTf_vec = 14 *1e-9; %fall time
35 VgateO_vec = 0.5; %gate voltage ON time
36
37 Rgate_vec = 2.5; %settings from datasheet
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 VG2 {
Rgate}’;
55 line {08} = ’Vgate_U2 VG2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Lload output Load {
Lload}’;
57 line {10} = ’Rload Load 0 {
Rload}’;
58 line {11} = ’VTj Tj 0 {VTj
}’;
59 line {12} = ’VTc Tc 0 {VTc
}’;
60
61 line {13} = ’XU3 input Stage1 AK6 -380C’;
62 line {14} = ’XU4 Stage1 Stage2 AK6 -380C’;
63 line {15} = ’XU5 Stage2 Stage3 AK6 -380C’;
64 line {16} = ’Redc Stage3 output 1n’;
65
66 line {17} = ’B1 Pedc 0 V=(V(input)
-V(Stage3))*I(Redc)’;
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67 line {18} = ’Ledc Pedc 0 1’;
68
69 line {19} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
70 line {20} = [’.lib ’ component_filepath ];
71 line {21} = [’.lib ’ EDC_filepath ];
72 line {22} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
73 line {23} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
74 line {24} = [’.param Vin = ’ num2str(Vin_vec)];
75 line {25} = [’.param VgI = ’ num2str(VgateI_vec)];
76 line {26} = [’.param VgF = ’ num2str(VgateF_vec)];
77 line {27} = [’.param VgD = ’ num2str(VgateD_vec)];
78 line {28} = [’.param VgTr = ’ num2str(VgateTr_vec)];
79 line {29} = [’.param VgTf = ’ num2str(VgateTf_vec)];
80 line {30} = [’.param VgO = ’ num2str(VgateO_vec)];
81 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
82 line {32} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {33} = [’.param Lload = ’ Lload_vec ];
84 line {34} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {35} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {36} = ’.backanno ’;
87 line {37} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %BiDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <Tsrt);
110 [stp] = find(time (1,:) >Tstp);
111
112 time(:,[strt stp]) = [];
113
114 Vinput = raw_data.variable_mat (1,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (13 ,:);
305
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (14 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
128 Eedc = raw_data.variable_mat (16 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 time = time -Tsrt; %sets the data to start at 0
133 time = time*1e6; %defines the time scale to be micro -seconds
134 Pedc = Pedc/1e3; %defines the power scale to be kilo -watts
135 Eedc = Eedc*1e3; %defines the energy scale to be mili -joules
136
137 EDC_bi_mat (:,1) = time ’;
138 EDC_bi_mat (:,2) = Vedc ’;
139 EDC_bi_mat (:,3) = Pedc ’;
140 EDC_bi_mat (:,4) = Eedc ’-min(Eedc);
141
142 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,2))
143 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,3))
144 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,4))
145
146 %% Data Save
147 save([ data_filepath ’\EDC_AK6380C_temp.mat’],’EDC_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\SSCB_bi_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\PTVS10 -xxxC -TH_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
15 circuit_filepath = [data_filepath ’SSCB_bi_Wolf_PTVS10 ’]; %circuit
simulation file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path




19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24
25 Tsrt = 0.9999999; %start time for data collection
26 Tstp = 1.000015; %stop time for data collection
27
28 Vin_vec = 1000; %input voltage
29
30 VgateI_vec = -5; %initial gate voltage
31 VgateF_vec = 20; %final gate voltage
32 VgateD_vec = 0.5; %gate voltage delay
33 VgateTr_vec = 22 *1e-9; %rise time
34 VgateTf_vec = 14 *1e-9; %fall time
35 VgateO_vec = 0.5; %gate voltage ON time
36
37 Rgate_vec = 2.5; %settings from datasheet
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 VG2 {
Rgate}’;
55 line {08} = ’Vgate_U2 VG2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Lload output Load {
Lload}’;
57 line {10} = ’Rload Load 0 {
Rload}’;
58 line {11} = ’VTj Tj 0 {VTj
}’;
59 line {12} = ’VTc Tc 0 {VTc
}’;
60
61 line {13} = ’XU3 input Stage1
PTVS10 -380C-TH’;
62 line {14} = ’XU4 Stage1 Stage2
PTVS10 -380C-TH’;
307
63 line {15} = ’XU5 Stage2 Stage3
PTVS10 -380C-TH’;
64 line {16} = ’Redc Stage3 output 1n’;
65
66 line {17} = ’B1 Pedc 0 V=(V
(input)-V(Stage3))*I(Redc)’;
67 line {18} = ’Ledc Pedc 0 1’;
68
69 line {19} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
70 line {20} = [’.lib ’ component_filepath ];
71 line {21} = [’.lib ’ EDC_filepath ];
72 line {22} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
73 line {23} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
74 line {24} = [’.param Vin = ’ num2str(Vin_vec)];
75 line {25} = [’.param VgI = ’ num2str(VgateI_vec)];
76 line {26} = [’.param VgF = ’ num2str(VgateF_vec)];
77 line {27} = [’.param VgD = ’ num2str(VgateD_vec)];
78 line {28} = [’.param VgTr = ’ num2str(VgateTr_vec)];
79 line {29} = [’.param VgTf = ’ num2str(VgateTf_vec)];
80 line {30} = [’.param VgO = ’ num2str(VgateO_vec)];
81 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
82 line {32} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {33} = [’.param Lload = ’ Lload_vec ];
84 line {34} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {35} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {36} = ’.backanno ’;
87 line {37} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %BiDirectional Circuit
104 [col] = find(isnan(raw_data.variable_mat (1,:))); %finds NAN columns to be
removed
105
106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <Tsrt);
110 [stp] = find(time (1,:) >Tstp);
111
112 time(:,[strt stp]) = [];
308
113
114 Vinput = raw_data.variable_mat (1,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (13 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (14 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
128 Eedc = raw_data.variable_mat (16 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 time = time -Tsrt; %sets the data to start at 0
133 time = time*1e6; %defines the time scale to be micro -seconds
134 Pedc = Pedc/1e3; %defines the power scale to be kilo -watts
135 Eedc = Eedc*1e3; %defines the energy scale to be mili -joules
136
137 EDC_bi_mat (:,1) = time ’;
138 EDC_bi_mat (:,2) = Vedc ’;
139 EDC_bi_mat (:,3) = Pedc ’;
140 EDC_bi_mat (:,4) = Eedc ’;
141
142 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,2))
143 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,3))
144 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,4))
145
146 %% Data Save
147 save([ data_filepath ’\EDC_PTVS10_temp.mat’],’EDC_bi_mat ’);
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7 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D\EnergyDissipation\SSCB_bi_Wolf
.cir
8 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\MOSFET\Wolfspeed\C2M0080120D_temp.lib
9 %C:\ Users \2677 hughesm\Marquette University\Power Electronics Lab - HughesMD\
Masters\SSCB\TVS\PTVS3 -xxxC -TH_HV_temp.lib
10 %C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe
11
12 %% Setup
13 parent_filepath = ’C:\ Users \2677 hughesm\Marquette University\Power
Electronics Lab - HughesMD\Masters\SSCB’; %parent file path
14 data_filepath = [parent_filepath ’\TVS\’]; %data file path
309
15 circuit_filepath = [data_filepath ’SSCB_bi_Wolf_PTVS3 ’]; %circuit simulation
file path
16 component_filepath = [parent_filepath ’\MOSFET\Wolfspeed\C2M0080120D_temp.
lib’]; %switch model file path
17 EDC_filepath = [parent_filepath ’\TVS\PTVS3 -xxxC -TH_HV_temp.lib’]; %EDC file
path
18
19 %all parameters are scriptable , use .step param or .step param XXX list
20 Tprint = 0;
21 Tstop = 1.5; %transient analysis stop time
22 Tstart = 0;
23 Tmaxstep = 1 *1e-3; %transient analysis step
24
25 Tsrt = 0.9999999; %start time for data collection
26 Tstp = 1.00002; %stop time for data collection
27
28 Vin_vec = 1000; %input voltage
29
30 VgateI_vec = -5; %initial gate voltage
31 VgateF_vec = 20; %final gate voltage
32 VgateD_vec = 0.5; %gate voltage delay
33 VgateTr_vec = 22 *1e-9; %rise time
34 VgateTf_vec = 14 *1e-9; %fall time
35 VgateO_vec = 0.5; %gate voltage ON time
36
37 Rgate_vec = 2.5; %settings from datasheet
38
39 Rload_vec = 30; %sets load resistance row vector
40 Lload_vec = ’100u’; %sets load inductance row vector
41
42 Tj_vec = 25; %sets Tj row vector
43 Tc_vec = 25; %sets Tc row vector
44
45 %% MatLab Netlist
46 line {01} = [’* ’ circuit_filepath ’.asc’];
47 %BiDirectional Circuit
48 % name node1 node2 node3 node4 node5
value / file with values
49 line {02} = ’Vin input 0 {Vin
}’;
50 line {03} = ’XU1 input gate_U1 TIE Tj Tc
C2M0080120D ’;
51 line {04} = ’Rgate_U1 gate_U1 Vg1 {
Rgate}’;
52 line {05} = ’Vgate_U1 Vg1 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
53 line {06} = ’XU2 output gate_U2 TIE Tj Tc
C2M0080120D ’;
54 line {07} = ’Rgate_U2 gate_U2 VG2 {
Rgate}’;
55 line {08} = ’Vgate_U2 VG2 TIE
PULSE({VgI} {VgF} {VgD} {VgTr} {VgTf} {VgO})’; %settings from datasheet
56 line {09} = ’Lload output Load {
Lload}’;
57 line {10} = ’Rload Load 0 {
Rload}’;
58 line {11} = ’VTj Tj 0 {VTj
}’;
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59 line {12} = ’VTc Tc 0 {VTc
}’;
60
61 line {13} = ’XU3 input Stage1
PTVS3 -380C-TH’;
62 line {14} = ’XU4 Stage1 Stage2
PTVS3 -380C-TH’;
63 line {15} = ’XU5 Stage2 Stage3
PTVS3 -380C-TH’;
64 line {16} = ’Redc Stage3 output 1n’;
65
66 line {17} = ’B1 Pedc 0 V=(V
(input)-V(Stage3))*I(Redc)’;
67 line {18} = ’Ledc Pedc 0 1’;
68
69 line {19} = [’.tran ’ num2str(Tprint) ’ ’ num2str(Tstop) ’ ’ num2str(Tstart)
’ ’ num2str(Tmaxstep) ’ startup ’];
70 line {20} = [’.lib ’ component_filepath ];
71 line {21} = [’.lib ’ EDC_filepath ];
72 line {22} = ’.options METHOD=GEAR GMIN=1e-7 ABSTOL =1e-6 RELTOL =1e-2 VNTOL =1e
-4 CHGTOL =1e-10 ITL1 =200 ITL2 =100 ITL4 =20 ITL6 =50’;
73 line {23} = ’.ic V(input)={Vin} V(Tj)={VTj} V(Tc)={VTc} V(Vg1)={VgI} V(Vg2)={
VgI}’;
74 line {24} = [’.param Vin = ’ num2str(Vin_vec)];
75 line {25} = [’.param VgI = ’ num2str(VgateI_vec)];
76 line {26} = [’.param VgF = ’ num2str(VgateF_vec)];
77 line {27} = [’.param VgD = ’ num2str(VgateD_vec)];
78 line {28} = [’.param VgTr = ’ num2str(VgateTr_vec)];
79 line {29} = [’.param VgTf = ’ num2str(VgateTf_vec)];
80 line {30} = [’.param VgO = ’ num2str(VgateO_vec)];
81 line {31} = [’.param Rgate = ’ num2str(Rgate_vec)];
82 line {32} = [’.param Rload = ’ num2str(Rload_vec)];
83 line {33} = [’.param Lload = ’ Lload_vec ];
84 line {34} = [’.param VTj = ’ num2str(Tj_vec)];
85 line {35} = [’.param VTc = ’ num2str(Tc_vec)];
86 line {36} = ’.backanno ’;
87 line {37} = ’.end’;
88
89 %% New Netlist
90 fid = fopen([ circuit_filepath ’.cir’],’wb’);
91 for i = 1: length(line)
92 fwrite(fid , [line{i} char (13) newline], ’char’);
93 end
94 fid = fclose(fid);
95
96 %% Simulate
97 system ([’"C:\ Program Files\LTC\LTspiceXVII\XVIIx64.exe" -b "’
circuit_filepath ’.cir"’]);
98
99 %% Data Collection
100 warning(’off’, ’MATLAB:iofun:UnsupportedEncoding ’); %Removes Warning: The
encoding ’UTF -16LE’ is not supported. See the documentation for FOPEN. >
In LTspice2Matlab (line 153) In SSCB_efficiency (line 68)
101 raw_data = LTspice2Matlab ([ circuit_filepath ’.raw’]);
102
103 %BiDirectional Circuit




106 time = raw_data.time_vect;
107 time(:,col) = [];
108
109 [strt] = find(time (1,:) <Tsrt);
110 [stp] = find(time (1,:) >Tstp);
111
112 time(:,[strt stp]) = [];
113
114 Vinput = raw_data.variable_mat (1,:);
115 Vinput(:,col) = [];
116 Vinput (:,[strt stp]) = [];
117
118 Vstage3 = raw_data.variable_mat (13 ,:);
119 Vstage3(:,col) = [];
120 Vstage3 (:,[strt stp]) = [];
121
122 Vedc = Vinput - Vstage3;
123
124 Pedc = raw_data.variable_mat (14 ,:);
125 Pedc(:,col) = [];
126 Pedc(:,[strt stp]) = [];
127
128 Eedc = raw_data.variable_mat (16 ,:);
129 Eedc(:,col) = [];
130 Eedc(:,[strt stp]) = [];
131
132 time = time -Tsrt; %sets the data to start at 0
133 time = time*1e6; %defines the time scale to be micro -seconds
134 Pedc = Pedc/1e3; %defines the power scale to be kilo -watts
135 Eedc = Eedc*1e3; %defines the energy scale to be mili -joules
136
137 EDC_bi_mat (:,1) = time ’;
138 EDC_bi_mat (:,2) = Vedc ’;
139 EDC_bi_mat (:,3) = Pedc ’;
140 EDC_bi_mat (:,4) = Eedc ’;
141
142 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,2))
143 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,3))
144 % plot(EDC_bi_mat (:,1),EDC_bi_mat (:,4))
145
146 %% Data Save
147 save([ data_filepath ’\EDC_PTVS3_temp.mat’],’EDC_bi_mat ’);
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